{"id":"https://openalex.org/W2119693246","doi":"https://doi.org/10.1109/icecs.2007.4511087","title":"A Dynamic Clock Switch for Automotive System on Chip","display_name":"A Dynamic Clock Switch for Automotive System on Chip","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2119693246","doi":"https://doi.org/10.1109/icecs.2007.4511087","mag":"2119693246"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072939013","display_name":"Luca Bacciarelli","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Luca Bacciarelli","raw_affiliation_strings":["Dept. of Information Engineering, University of Pisa, Via Caruso, I-56122, Pisa - ITALY. luca.bacciarelli@iet.unipi.it","[University of Pisa, Pisa]"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Via Caruso, I-56122, Pisa - ITALY. luca.bacciarelli@iet.unipi.it","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"[University of Pisa, Pisa]","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029336339","display_name":"Luca Mostardini","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Mostardini","raw_affiliation_strings":["Dept. of Information Engineering, University of Pisa, Via Caruso, I-56122, Pisa - ITALY. luca.mostardini@iet.unipi.it","[University of Pisa, Pisa]"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Via Caruso, I-56122, Pisa - ITALY. luca.mostardini@iet.unipi.it","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"[University of Pisa, Pisa]","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046297500","display_name":"Luca Fanucci","orcid":"https://orcid.org/0000-0001-5426-4974"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Fanucci","raw_affiliation_strings":["Dept. of Information Engineering, University of Pisa, Via Caruso, I-56122, Pisa - ITALY. luca.fanucci@iet.unipi.it","[University of Pisa, Pisa]"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Via Caruso, I-56122, Pisa - ITALY. luca.fanucci@iet.unipi.it","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"[University of Pisa, Pisa]","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030347472","display_name":"A. Iannuzzi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alessandro Iannuzzi","raw_affiliation_strings":["SensorDynamics AG, Via Giuntini 25, I-56123 Navacchio (Pisa), Italy. aia@sensordynamics.cc"],"affiliations":[{"raw_affiliation_string":"SensorDynamics AG, Via Giuntini 25, I-56123 Navacchio (Pisa), Italy. aia@sensordynamics.cc","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lorenzo Bertini","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lorenzo Bertini","raw_affiliation_strings":["SensorDynamics AG, Via Giuntini 25, I-56123 Navacchio (Pisa), Italy. lb@sensordynamics.cc"],"affiliations":[{"raw_affiliation_string":"SensorDynamics AG, Via Giuntini 25, I-56123 Navacchio (Pisa), Italy. lb@sensordynamics.cc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112534354","display_name":"Marco De Marinis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marco De Marinis","raw_affiliation_strings":["SensorDynamics AG, Via Giuntini 25, I-56123 Navacchio (Pisa), Italy. mdm@sensordynamics.cc"],"affiliations":[{"raw_affiliation_string":"SensorDynamics AG, Via Giuntini 25, I-56123 Navacchio (Pisa), Italy. mdm@sensordynamics.cc","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5072939013"],"corresponding_institution_ids":["https://openalex.org/I108290504"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15605678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"697","last_page":"700"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6525928378105164},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6425726413726807},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6380496025085449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5707813501358032},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5683374404907227},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.510896623134613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5090867877006531},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.506287693977356},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5029284358024597},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.4694478213787079},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44405853748321533},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.432608962059021},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4175936281681061},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3956476151943207},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3800668716430664},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30218756198883057},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13041892647743225}],"concepts":[{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6525928378105164},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6425726413726807},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6380496025085449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5707813501358032},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5683374404907227},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.510896623134613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5090867877006531},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.506287693977356},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5029284358024597},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4694478213787079},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44405853748321533},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.432608962059021},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4175936281681061},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3956476151943207},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3800668716430664},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30218756198883057},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13041892647743225},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2007.4511087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:arpi.unipi.it:11568/115975","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/115975","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2154012942","https://openalex.org/W2155839207"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2090213929","https://openalex.org/W3199387640","https://openalex.org/W2617666058"],"abstract_inverted_index":{"One":[0],"of":[1,32,92,126],"the":[2,13,18,73,96,103,124],"key-points":[3],"in":[4,30,55],"system":[5],"on":[6,128],"chip":[7],"(SoC)":[8],"design":[9,48],"is":[10,108,116],"to":[11,51,57,69,87,102,119],"have":[12,40,52],"proper":[14],"clock":[15,75,93,101,130],"oscillator.":[16],"Currently":[17],"most":[19],"used":[20],"are":[21,138],"RC":[22],"and":[23,36,44,111,123,133],"quartz":[24],"oscillators.":[25],"They":[26],"feature":[27],"different":[28],"characteristics":[29],"terms":[31],"performance,":[33],"power":[34],"consumption":[35],"cost,":[37],"both":[38,53],"oscillators":[39],"their":[41],"own":[42],"advantages":[43],"drawbacks.":[45],"Sometimes":[46],"SoC":[47,143],"would":[49],"benefit":[50],"solutions":[54],"order":[56],"best":[58],"cope":[59],"with":[60],"all":[61],"requirements.":[62],"This":[63],"calls":[64],"for":[65,140],"an":[66,112,141],"integrated":[67],"architecture":[68,85],"dynamically":[70],"switch":[71,98],"between":[72],"two":[74],"signals.":[76],"In":[77],"this":[78],"paper":[79],"we":[80],"present":[81],"a":[82,89],"new":[83],"parametric":[84],"able":[86],"handle":[88],"generic":[90],"number":[91],"signals":[94],"allowing":[95],"dynamic":[97],"from":[99],"one":[100],"other.":[104],"The":[105],"detailed":[106],"structure":[107],"here":[109],"shown":[110],"accurate":[113],"timing":[114],"analysis":[115],"also":[117],"presented":[118,139],"prove":[120],"its":[121],"robustness":[122],"absence":[125],"glitch":[127],"output":[129],"signal.":[131],"FPGA":[132],"0.35":[134],"\u03bcm":[135],"CMOS":[136],"implementations":[137],"automotive":[142],"design.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}