{"id":"https://openalex.org/W2165101094","doi":"https://doi.org/10.1109/icecs.2007.4510959","title":"FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration","display_name":"FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2165101094","doi":"https://doi.org/10.1109/icecs.2007.4510959","mag":"2165101094"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4510959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/90787","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014335296","display_name":"Raouf Senhadji-Navarro","orcid":"https://orcid.org/0000-0002-2838-9367"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"R. Senhadji-Navarro","raw_affiliation_strings":["Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es","Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087818740","display_name":"Ignacio Garc\u00eda-Vargas","orcid":"https://orcid.org/0000-0001-8420-8770"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"I. Garcia-Vargas","raw_affiliation_strings":["Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es","Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012722971","display_name":"G. Jim\u00e9nez","orcid":"https://orcid.org/0000-0003-4512-6750"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Jimenez-Moreno","raw_affiliation_strings":["Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es","Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059834579","display_name":"A Balcells","orcid":"https://orcid.org/0000-0001-8733-1811"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Civit-Balcells","raw_affiliation_strings":["Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es","Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Sevilla (Espa\u00f1a). raouf@atc.us.es","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014335296"],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.3183,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66242465,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"178","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8814411163330078},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8700640201568604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7842863202095032},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5959831476211548},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.52875155210495},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38635480403900146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.355678528547287},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09851396083831787}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8814411163330078},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8700640201568604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7842863202095032},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5959831476211548},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.52875155210495},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38635480403900146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.355678528547287},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09851396083831787},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2007.4510959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4510959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:idus.us.es:11441/90787","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/90787","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/90787","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/90787","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1973326467","https://openalex.org/W1982157141","https://openalex.org/W2021407120","https://openalex.org/W2078454272","https://openalex.org/W4231012690","https://openalex.org/W4235588505","https://openalex.org/W6643686586"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,9],"HDL":[6],"description":[7],"of":[8],"RAM":[10,26,38],"with":[11,21,43],"asymmetric":[12],"port":[13],"widths":[14],"which":[15],"allows":[16],"read":[17],"and":[18],"write":[19],"operations":[20],"different":[22,44],"data":[23],"size.":[24],"This":[25],"is":[27],"suitable":[28],"for":[29],"implementing":[30],"run-time":[31],"reconfigurable":[32],"systems":[33],"in":[34],"FPGA":[35],"The":[36],"proposed":[37],"specification":[39],"has":[40],"been":[41],"tested":[42],"target":[45],"devices.":[46]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}