{"id":"https://openalex.org/W2541867884","doi":"https://doi.org/10.1109/icecs.2004.1399749","title":"Automatic system for VLSI on-chip clock synthesizers characterization","display_name":"Automatic system for VLSI on-chip clock synthesizers characterization","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2541867884","doi":"https://doi.org/10.1109/icecs.2004.1399749","mag":"2541867884"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031087443","display_name":"Y. Fefer","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Y. Fefer","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033919783","display_name":"Sergey Sofer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Sofer","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031087443"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.69728956,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"587","last_page":"590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6840474009513855},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5836583375930786},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5466409921646118},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5357460379600525},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.522839367389679},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5017061233520508},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.48052915930747986},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4661121964454651},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.43681371212005615},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4338584840297699},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4305087924003601},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4208757281303406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4043533205986023},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3668229579925537},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.32668793201446533},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22078952193260193},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12259098887443542},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10523658990859985}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6840474009513855},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5836583375930786},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5466409921646118},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5357460379600525},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.522839367389679},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5017061233520508},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.48052915930747986},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4661121964454651},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.43681371212005615},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4338584840297699},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4305087924003601},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4208757281303406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4043533205986023},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3668229579925537},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.32668793201446533},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22078952193260193},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12259098887443542},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10523658990859985}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2004.1399749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1580873078","https://openalex.org/W2163854931","https://openalex.org/W2490904451","https://openalex.org/W2541906669"],"related_works":["https://openalex.org/W2124909075","https://openalex.org/W2169618112","https://openalex.org/W1607003253","https://openalex.org/W2169622190","https://openalex.org/W2224788396","https://openalex.org/W2377552037","https://openalex.org/W3013924136","https://openalex.org/W2117541676","https://openalex.org/W2151256709","https://openalex.org/W2109769979"],"abstract_inverted_index":{"Analyzing":[0],"the":[1,33,63,89,93,113],"ability":[2],"of":[3,29,88,112],"clock":[4,13,53,64,114,129],"generation":[5],"circuits":[6],"to":[7,25,38,62,78],"provide":[8],"a":[9,52,107],"high":[10,95],"quality":[11],"chip":[12],"for":[14,128,133],"synchronous":[15],"systems":[16,31],"is":[17,21,76,124],"very":[18],"critical.":[19],"This":[20],"important":[22],"in":[23,36,80,103,106],"order":[24],"ensure":[26],"stable":[27],"functioning":[28],"such":[30],"at":[32],"highest":[34],"frequencies,":[35],"addition":[37],"ensuring":[39],"reliable":[40,110],"communications":[41],"between":[42],"core,":[43],"on-chip":[44],"peripherals,":[45],"external":[46],"peripherals":[47],"and":[48,71,83,97],"memory.":[49],"We":[50],"propose":[51],"synthesizer":[54,130],"characterization":[55],"system,":[56],"which":[57,102],"performs":[58],"measurements":[59],"automatically,":[60],"according":[61],"synthesizer's":[65],"mode,":[66],"frequency,":[67],"power":[68],"supply":[69],"voltage":[70],"ambient":[72],"temperature.":[73],"The":[74,86],"system":[75,123],"intended":[77],"work":[79],"both":[81],"quiet":[82],"noisy":[84],"environments.":[85],"accuracy":[87],"measurements,":[90],"together":[91],"with":[92],"system's":[94],"flexibility":[96],"speed,":[98],"allows":[99],"on-the-spot":[100],"characterizations,":[101],"turn":[104],"results":[105],"detailed,":[108],"statistically":[109],"picture":[111],"signal's":[115],"quality.":[116],"Practical":[117],"experience":[118],"has":[119],"shown":[120],"that":[121],"this":[122],"effective,":[125],"not":[126],"only":[127],"characterization,":[131],"but":[132],"failure":[134],"analysis":[135],"as":[136],"well.":[137]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}