{"id":"https://openalex.org/W2102388929","doi":"https://doi.org/10.1109/icecs.2004.1399647","title":"Optimal structure of interconnection lines for GHz gaiga-scale nano-CMOS system-on-chip design","display_name":"Optimal structure of interconnection lines for GHz gaiga-scale nano-CMOS system-on-chip design","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2102388929","doi":"https://doi.org/10.1109/icecs.2004.1399647","mag":"2102388929"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2004.1399647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004841856","display_name":"Chung\u2010Yu Wu","orcid":"https://orcid.org/0000-0002-9236-0809"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chung-Yu Wu","raw_affiliation_strings":["Nanoelectronics and Giga-Scale Syatems Laboratory, National Chiao Tung University, Taiwan","Nanoelectron. & Giga-scale Syst. Lab, Nat. Chiao Tung Univ., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics and Giga-Scale Syatems Laboratory, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Nanoelectron. & Giga-scale Syst. Lab, Nat. Chiao Tung Univ., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102068515","display_name":"Jen-Chieh Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Chieh Wang","raw_affiliation_strings":["Nanoelectronics and Giga-Scale Syatems Laboratory, National Chip Implementation Center, National Chiao Tung University, Taiwan","Nanoelectron. & Giga-scale Syst. Lab, Nat. Chiao Tung Univ., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics and Giga-Scale Syatems Laboratory, National Chip Implementation Center, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Nanoelectron. & Giga-scale Syst. Lab, Nat. Chiao Tung Univ., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004841856"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17231485,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"191","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8969721794128418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7455371618270874},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6719285845756531},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5298967957496643},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.442674845457077},{"id":"https://openalex.org/keywords/transmission-line","display_name":"Transmission line","score":0.4338957369327545},{"id":"https://openalex.org/keywords/electric-power-transmission","display_name":"Electric power transmission","score":0.42104029655456543},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3721548616886139},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3709254264831543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2752935290336609},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26074686646461487},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1714717149734497}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8969721794128418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7455371618270874},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6719285845756531},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5298967957496643},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.442674845457077},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.4338957369327545},{"id":"https://openalex.org/C140311924","wikidata":"https://www.wikidata.org/wiki/Q200928","display_name":"Electric power transmission","level":2,"score":0.42104029655456543},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3721548616886139},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3709254264831543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2752935290336609},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26074686646461487},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1714717149734497},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2004.1399647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2004.1399647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1490630683","https://openalex.org/W1982982953","https://openalex.org/W2125289326","https://openalex.org/W2157471706","https://openalex.org/W6683251269"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2155019192","https://openalex.org/W2018755015","https://openalex.org/W3115307632","https://openalex.org/W4255886484","https://openalex.org/W787855002","https://openalex.org/W2949628984","https://openalex.org/W2096055231","https://openalex.org/W2543668496","https://openalex.org/W2009644196"],"abstract_inverted_index":{"As":[0],"CMOS":[1],"technology":[2,66],"is":[3,37,70,75,121],"scaled":[4],"down":[5],"to":[6,123,136],"below":[7],"90":[8],"nm,":[9],"interconnection":[10,27,53,62,83,131],"lines":[11,63,84,105],"on":[12],"a":[13,17,46,97],"complicated":[14,47],"chip":[15,35,43,116,120],"plays":[16],"key":[18],"role":[19],"in":[20],"speed/frequency":[21],"and":[22,72,93,115],"performance.":[23],"The":[24,128],"conventional":[25],"coplanar":[26],"structure":[28,60,132],"has":[29],"good":[30],"high-frequency":[31],"performance,":[32],"but":[33],"the":[34,58,89,107,125],"area":[36,44],"large.":[38],"This":[39],"will":[40],"significantly":[41],"increase":[42],"of":[45,61,110],"system-on-chip":[48],"(SOC)":[49],"which":[50],"require":[51],"many":[52],"lines.":[54],"In":[55],"this":[56],"research,":[57],"optimal":[59,108],"for":[64],"nano-CMOS":[65,137],"with":[67,85],"multi-layer":[68,81],"metals":[69],"proposed":[71,129],"analyzed.":[73],"It":[74],"found":[76],"from":[77],"simulation":[78,126],"results":[79],"that":[80],"non-coplanar":[82],"signal":[86],"line":[87,95],"at":[88,96],"top":[90],"layer":[91,99],"metal":[92,100],"ground":[94],"lower":[98],"without":[101],"planar":[102],"space":[103],"between":[104],"have":[106],"performance":[109],"transmission":[111],"loss,":[112],"frequency":[113],"response,":[114],"area.":[117],"An":[118],"experimental":[119],"designed":[122],"verify":[124],"results.":[127],"new":[130],"can":[133],"be":[134],"applied":[135],"SOC":[138],"design.":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}