{"id":"https://openalex.org/W1916226961","doi":"https://doi.org/10.1109/icecs.2002.1046239","title":"Speed-efficient wide adders for VIRTEX FPGAs","display_name":"Speed-efficient wide adders for VIRTEX FPGAs","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1916226961","doi":"https://doi.org/10.1109/icecs.2002.1046239","mag":"1916226961"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2002.1046239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074662921","display_name":"Stefania Perri","orcid":"https://orcid.org/0000-0003-1363-9201"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Perri","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Cosenza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056712990","display_name":"M.A. Iachino","orcid":null},"institutions":[{"id":"https://openalex.org/I59725666","display_name":"University of Reggio Calabria","ror":"https://ror.org/041sz8d87","country_code":"IT","type":"education","lineage":["https://openalex.org/I59725666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M.A. Iachino","raw_affiliation_strings":["Department of Computer Science, Mathematics, Electronics and Transportation, University of Reggio, Calabria, Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Mathematics, Electronics and Transportation, University of Reggio, Calabria, Calabria, Italy","institution_ids":["https://openalex.org/I59725666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003003043","display_name":"Pasquale Corsonello","orcid":"https://orcid.org/0000-0002-9528-1110"},"institutions":[{"id":"https://openalex.org/I59725666","display_name":"University of Reggio Calabria","ror":"https://ror.org/041sz8d87","country_code":"IT","type":"education","lineage":["https://openalex.org/I59725666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Corsonello","raw_affiliation_strings":["Department of Computer Science, Mathematics, Electronics and Transportation, University of Reggio, Calabria, Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Mathematics, Electronics and Transportation, University of Reggio, Calabria, Calabria, Italy","institution_ids":["https://openalex.org/I59725666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"599","last_page":"602"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.910951554775238},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7530009746551514},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7510325908660889},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.644135057926178},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6057949066162109},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5725643038749695},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5407071709632874},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46493881940841675},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44527512788772583},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41905882954597473},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3794446289539337},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32871460914611816},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3250523805618286},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10472372174263}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.910951554775238},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7530009746551514},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7510325908660889},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.644135057926178},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6057949066162109},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5725643038749695},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5407071709632874},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46493881940841675},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44527512788772583},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41905882954597473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3794446289539337},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32871460914611816},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3250523805618286},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10472372174263},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2002.1046239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2002.1046239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"9th International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W103036762","https://openalex.org/W152094359","https://openalex.org/W1973127083","https://openalex.org/W2117013296","https://openalex.org/W6677611587"],"related_works":["https://openalex.org/W2967107136","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2558076308","https://openalex.org/W2162004439","https://openalex.org/W4317402486","https://openalex.org/W2544043553","https://openalex.org/W1485756991","https://openalex.org/W2120552212","https://openalex.org/W2546284597"],"abstract_inverted_index":{"Recently,":[0],"reconfigurable":[1],"hardware":[2],"based":[3],"on":[4],"field":[5],"programmable":[6],"gate":[7],"arrays":[8],"(FPGAs)":[9],"has":[10],"been":[11],"presented":[12,64],"as":[13,45,105],"a":[14,109,120],"promising":[15],"alternative":[16],"for":[17,60,73],"implementing":[18],"cryptographic":[19],"systems.":[20],"One":[21],"of":[22,26,41,113,126],"the":[23,35,67,74],"main":[24],"limitations":[25],"this":[27,53],"approach,":[28],"with":[29,49,117,123],"respect":[30,118],"to":[31,81,92,115,119],"ASIC":[32],"realizations,":[33],"is":[34,63],"relatively":[36],"low":[37],"reachable":[38],"throughput":[39],"because":[40],"arithmetic":[42],"operators,":[43],"such":[44],"adders":[46],"and":[47],"multipliers,":[48],"large":[50],"operands.":[51],"In":[52],"paper,":[54],"an":[55,124],"efficient":[56],"addition":[57],"scheme":[58,72],"designed":[59],"VIRTEX":[61],"FPGAs":[62],"that":[65],"outperforms":[66],"commonly":[68],"used":[69],"Macro-generated":[70],"ripple-carry":[71],"case":[75],"in":[76,111,129],"which":[77],"long":[78],"words":[79],"have":[80],"be":[82],"added.":[83],"The":[84],"proposed":[85],"method":[86],"uses":[87],"appropriately":[88],"placed":[89],"by-pass":[90],"elements":[91],"eliminate":[93],"consistent":[94],"routing":[95],"delays":[96],"from":[97],"critical":[98],"paths.":[99],"A":[100],"128":[101],"bit":[102],"adder":[103,122],"realized":[104],"described":[106],"here":[107],"shows":[108],"gain":[110],"speed":[112],"up":[114],"47%":[116],"conventional":[121],"increase":[125],"just":[127],"28%":[128],"area":[130],"occupancy.":[131]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}