{"id":"https://openalex.org/W7117556490","doi":"https://doi.org/10.1109/iccd65941.2025.00102","title":"FlexIO: A Scalable IO Chiplet Architecture with Flexible Memory Controller Mapping","display_name":"FlexIO: A Scalable IO Chiplet Architecture with Flexible Memory Controller Mapping","publication_year":2025,"publication_date":"2025-11-10","ids":{"openalex":"https://openalex.org/W7117556490","doi":"https://doi.org/10.1109/iccd65941.2025.00102"},"language":null,"primary_location":{"id":"doi:10.1109/iccd65941.2025.00102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd65941.2025.00102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 43rd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020848339","display_name":"Junpei Huang","orcid":"https://orcid.org/0000-0002-3366-1791"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junpei Huang","raw_affiliation_strings":["School of Microelectronics, University of Science and Technology of China,Hefei,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, University of Science and Technology of China,Hefei,China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049597899","display_name":"Haobo Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haobo Xu","raw_affiliation_strings":["Institute of Computing Technology,Center for Intelligent Computing Systems, Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology,Center for Intelligent Computing Systems, Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121542547","display_name":"Ying Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ying Wang","raw_affiliation_strings":["Institute of Computing Technology,Center for Intelligent Computing Systems, Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology,Center for Intelligent Computing Systems, Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101512833","display_name":"Yinhe Han","orcid":"https://orcid.org/0000-0001-5113-8067"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinhe Han","raw_affiliation_strings":["Institute of Computing Technology,Center for Intelligent Computing Systems, Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology,Center for Intelligent Computing Systems, Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.54472179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"674","last_page":"681"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.6728000044822693,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.6728000044822693,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.25519999861717224,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.009399999864399433,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.7409999966621399},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.7085999846458435},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7077999711036682},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6797999739646912},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6593999862670898},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.621999979019165},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.5960000157356262},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5722000002861023},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5652999877929688},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5587999820709229}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8116000294685364},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.7409999966621399},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.7085999846458435},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7077999711036682},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6797999739646912},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6593999862670898},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.621999979019165},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.5960000157356262},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5722000002861023},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5652999877929688},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5587999820709229},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5458999872207642},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4952000081539154},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4860000014305115},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.4823000133037567},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4722000062465668},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.46560001373291016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4652000069618225},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.459199994802475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4560999870300293},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4487999975681305},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4424000084400177},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.414900004863739},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4056999981403351},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4041999876499176},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3855000138282776},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.38519999384880066},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3276999890804291},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.29840001463890076},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.2924000024795532},{"id":"https://openalex.org/C180089779","wikidata":"https://www.wikidata.org/wiki/Q5227275","display_name":"Data diffusion machine","level":5,"score":0.2924000024795532},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2903999984264374},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.29010000824928284},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2842999994754791},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.27970001101493835},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.27790001034736633},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.2768999934196472},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.2743000090122223},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.2671000063419342},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.2621999979019165}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd65941.2025.00102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd65941.2025.00102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 43rd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3379715643","display_name":null,"funder_award_id":"2023YFB4404400","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G7688758351","display_name":null,"funder_award_id":"62025404,62495104,62222411","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1964316448","https://openalex.org/W1964858680","https://openalex.org/W2135232880","https://openalex.org/W2142875853","https://openalex.org/W2147657366","https://openalex.org/W2159908132","https://openalex.org/W2166263440","https://openalex.org/W2518205541","https://openalex.org/W3188178661","https://openalex.org/W4220660085","https://openalex.org/W4220980777","https://openalex.org/W4234801621","https://openalex.org/W4296209134","https://openalex.org/W4380874699","https://openalex.org/W4390415044","https://openalex.org/W4392719523","https://openalex.org/W4392746141","https://openalex.org/W4392746215","https://openalex.org/W4394946262","https://openalex.org/W4408183635"],"related_works":[],"abstract_inverted_index":{"The":[0],"emergence":[1],"of":[2,47,120],"chiplet":[3,9,92],"technology":[4],"has":[5],"elevated":[6],"the":[7,37,42,147,156],"IO":[8,38,91],"to":[10,40,76,126,146,180],"a":[11,24,89,110,136],"critical":[12],"component":[13],"for":[14,27,100,123],"scalable":[15,90,101],"system":[16,162],"I/O":[17],"and":[18,30,45,69,79,171],"memory":[19,32,53,62,67,96,106,121,128,143,168,176],"access":[20,54,169,177],"extension.":[21],"There":[22],"is":[23,132],"growing":[25],"demand":[26],"more":[28],"effective":[29],"flexible":[31,95],"management":[33],"strategies":[34],"enabled":[35],"by":[36,135],"chiplet,":[39],"support":[41],"increasing":[43],"scale":[44],"complexity":[46],"chiplet-based":[48,102,149],"systems.":[49],"Currently,":[50],"many":[51],"clustering-based":[52],"architectures":[55],"that":[56,140,153],"rely":[57],"on":[58],"static":[59],"or":[60],"coarse-grained":[61],"clustering":[63],"struggle":[64],"with":[65,94,104,155],"imbalanced":[66],"workloads":[68],"cross-chiplet":[70],"communication,":[71],"which":[72,116],"degrade":[73],"performance":[74],"due":[75],"resource":[77],"contention":[78],"increased":[80],"latency.":[81],"To":[82],"address":[83],"this":[84],"challenge,":[85],"we":[86],"propose":[87],"FlexIO,":[88],"architecture":[93],"controller":[97,113],"mapping,":[98],"optimized":[99],"systems":[103],"non-uniform":[105],"access.":[107],"FlexIO":[108,154],"introduces":[109],"hardware-based":[111],"application-to-memory":[112],"mapping":[114,119],"layer,":[115],"enables":[117],"reconfigurable":[118],"requests":[122],"each":[124],"application":[125],"specified":[127],"controllers.":[129],"This":[130],"flexibility":[131],"further":[133],"enhanced":[134],"heuristic-based":[137],"optimization":[138,157],"framework":[139,158],"explores":[141],"optimal":[142],"mappings":[144],"tailored":[145],"target":[148],"system.":[150],"Experiments":[151],"demonstrate":[152],"improves":[159],"24.6":[160],"%":[161,166],"throughput,":[163],"reduces":[164],"30.1":[165],"average":[167],"latency,":[170],"decreases$\\mathbf{1":[172],"6.":[173],"5":[174],"\\%}$worst-case":[175],"latency":[178],"compared":[179],"prior":[181],"designs.":[182]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-12-30T00:00:00"}