{"id":"https://openalex.org/W4200023449","doi":"https://doi.org/10.1109/iccd53106.2021.00021","title":"Novel Ultra-Low-Voltage Flip-Flops: Near-V<sub>th</sub> Modeling and VLSI Integration","display_name":"Novel Ultra-Low-Voltage Flip-Flops: Near-V<sub>th</sub> Modeling and VLSI Integration","publication_year":2021,"publication_date":"2021-10-01","ids":{"openalex":"https://openalex.org/W4200023449","doi":"https://doi.org/10.1109/iccd53106.2021.00021"},"language":"en","primary_location":{"id":"doi:10.1109/iccd53106.2021.00021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd53106.2021.00021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 39th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/274944652/Novel_Ultra_Low_Voltage_Flip_Flops_Near_Vth_Modeling_and_VLSI_Integration.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103002694","display_name":"Anuradha C. Ranasinghe","orcid":"https://orcid.org/0000-0003-3352-0670"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Anuradha C. Ranasinghe","raw_affiliation_strings":["Chair of Computer Architecture for Embedded Systems, Faculty of Electrical Engineering, University of Twente, Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"Chair of Computer Architecture for Embedded Systems, Faculty of Electrical Engineering, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033115361","display_name":"Sabih H. Gerez","orcid":"https://orcid.org/0000-0003-4576-121X"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sabih H. Gerez","raw_affiliation_strings":["Chair of Computer Architecture for Embedded Systems, Faculty of Electrical Engineering, University of Twente, Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"Chair of Computer Architecture for Embedded Systems, Faculty of Electrical Engineering, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103002694"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.2022,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52931647,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7176140546798706},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7133440375328064},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5885316729545593},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.586783230304718},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5707372426986694},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5403843522071838},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5188023447990417},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5033349394798279},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4459006190299988},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37574607133865356},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3726273775100708},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3476219177246094},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31061965227127075},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2617049813270569},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19621750712394714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19615811109542847},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12519598007202148}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7176140546798706},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7133440375328064},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5885316729545593},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.586783230304718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5707372426986694},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5403843522071838},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5188023447990417},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5033349394798279},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4459006190299988},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37574607133865356},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3726273775100708},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3476219177246094},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31061965227127075},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2617049813270569},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19621750712394714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19615811109542847},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12519598007202148},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd53106.2021.00021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd53106.2021.00021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 39th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/73704dac-c8d1-42dd-b5a4-f1d46cfbf3a2","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/73704dac-c8d1-42dd-b5a4-f1d46cfbf3a2","pdf_url":"https://ris.utwente.nl/ws/files/274944652/Novel_Ultra_Low_Voltage_Flip_Flops_Near_Vth_Modeling_and_VLSI_Integration.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ranasinghe, A C & Gerez, S H 2021, Novel Ultra-Low-Voltage Flip-Flops : Near-Vth Modeling and VLSI Integration. in 39th International Conference on Computer Design (ICCD). IEEE, pp. 57-65, IEEE 39th International Conference on Computer Design (ICCD), 24/10/21. https://doi.org/10.1109/ICCD53106.2021.00021","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:ris.utwente.nl:publications/73704dac-c8d1-42dd-b5a4-f1d46cfbf3a2","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/73704dac-c8d1-42dd-b5a4-f1d46cfbf3a2","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/73704dac-c8d1-42dd-b5a4-f1d46cfbf3a2","pdf_url":"https://ris.utwente.nl/ws/files/274944652/Novel_Ultra_Low_Voltage_Flip_Flops_Near_Vth_Modeling_and_VLSI_Integration.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ranasinghe, A C & Gerez, S H 2021, Novel Ultra-Low-Voltage Flip-Flops : Near-Vth Modeling and VLSI Integration. in 39th International Conference on Computer Design (ICCD). IEEE, pp. 57-65, IEEE 39th International Conference on Computer Design (ICCD), 24/10/21. https://doi.org/10.1109/ICCD53106.2021.00021","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4200023449.pdf","grobid_xml":"https://content.openalex.org/works/W4200023449.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W1538723659","https://openalex.org/W1776668917","https://openalex.org/W1964854559","https://openalex.org/W1995665089","https://openalex.org/W2031970782","https://openalex.org/W2047694997","https://openalex.org/W2105204017","https://openalex.org/W2113458531","https://openalex.org/W2132046218","https://openalex.org/W2140480749","https://openalex.org/W2141881829","https://openalex.org/W2145876393","https://openalex.org/W2170265438","https://openalex.org/W2512011691","https://openalex.org/W2778408213","https://openalex.org/W2898386872","https://openalex.org/W3008279770","https://openalex.org/W3045652118","https://openalex.org/W3089711216","https://openalex.org/W3116366675","https://openalex.org/W4243164749","https://openalex.org/W4301018705"],"related_works":["https://openalex.org/W4315697128","https://openalex.org/W3102845713","https://openalex.org/W2971502891","https://openalex.org/W3205506801","https://openalex.org/W4280599700","https://openalex.org/W3183570023","https://openalex.org/W4382323155","https://openalex.org/W2016508734","https://openalex.org/W4287067436","https://openalex.org/W3188310744"],"abstract_inverted_index":{"This":[0],"paper":[1,151],"presents":[2],"two":[3],"novel":[4],"ultra-low-voltage":[5],"(ULV)":[6],"Single-Edge-Triggered":[7],"flip-flops":[8],"(SET-FF)":[9],"based":[10],"on":[11],"the":[12,18,21,30,56,77,128,145,153,172],"True-Single-Phase-Clocking":[13],"(TSPC)":[14],"scheme.":[15],"By":[16],"exploiting":[17],"TSPC":[19],"principle,":[20],"overall":[22],"energy":[23,66],"efficiency":[24,67],"has":[25],"been":[26],"improved":[27],"compared":[28,75,126],"to":[29,40,61,76,88,115,127,141],"traditional":[31],"flip-flop":[32],"designs":[33],"while":[34],"providing":[35],"fully":[36],"static,":[37],"contention-free":[38],"functionality":[39],"satisfy":[41],"ULV":[42],"operation.":[43],"At":[44],"0.5V":[45],"near-V":[46,134,160],"<inf":[47,135,161],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[48,136,162],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</inf>":[49,137,163],"level":[50],"in":[51,107],"65nm":[52],"bulk":[53],"CMOS":[54],"technology,":[55],"proposed":[57,82,105],"SET-FFs":[58,106,158],"demonstrate":[59],"up":[60,114],"11-45%":[62],"and":[63,70,130,170],"7-20%":[64],"of":[65,90,104,117,122,147,157],"at":[68,98,133,159],"0%":[69],"100%":[71],"data":[72],"activity":[73],"rates":[74],"best":[78],"known":[79],"SET-FFs.":[80],"The":[81,102],"SET-FF":[83],"can":[84],"safely":[85],"operate":[86],"down":[87],"0.24V":[89],"supply":[91],"voltage":[92,96,164],"without":[93],"corrupting":[94],"rail-to-rail":[95],"levels":[97],"its":[99],"internal":[100],"nodes.":[101],"integration":[103,174],"a":[108],"320-bit":[109],"parallel":[110],"shift":[111],"register":[112,123],"demonstrated":[113],"33%":[116],"clock":[118],"network":[119],"power,":[120],"17-39%":[121],"power":[124],"reductions":[125],"state-of-the-art":[129],"commercial":[131,176],"standard-cells":[132],"level.":[138],"In":[139],"addition":[140],"these":[142],"merits,":[143],"with":[144],"aid":[146],"parasitic":[148],"modeling,":[149],"this":[150],"re-evaluates":[152],"vital":[154],"performance":[155],"metrics":[156],"domain,":[165],"improving":[166],"their":[167],"characterization":[168],"accuracy":[169],"enabling":[171],"VLSI":[173],"for":[175],"end-use.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-17T17:19:04.345684","created_date":"2021-12-31T00:00:00"}