{"id":"https://openalex.org/W2082783666","doi":"https://doi.org/10.1109/iccd.2014.6974702","title":"QoS management on heterogeneous architecture for parallel applications","display_name":"QoS management on heterogeneous architecture for parallel applications","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2082783666","doi":"https://doi.org/10.1109/iccd.2014.6974702","mag":"2082783666"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974702","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100386112","display_name":"Ying Zhang","orcid":"https://orcid.org/0000-0002-2960-425X"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ying Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA","Dept. of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA","institution_ids":["https://openalex.org/I121820613"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066116668","display_name":"Li Zhao","orcid":"https://orcid.org/0000-0003-2956-3539"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li Zhao","raw_affiliation_strings":["Intel Corporation, Intel Labs, Hillsboro, OR","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088669728","display_name":"Ramesh Illikkal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Illikkal","raw_affiliation_strings":["Intel Corporation, Intel Labs, Hillsboro, OR","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111987814","display_name":"Ravi Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Iyer","raw_affiliation_strings":["Intel Corporation, Intel Labs, Hillsboro, OR","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Andrew Herdrich","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Herdrich","raw_affiliation_strings":["Intel Corporation, Intel Labs, Hillsboro, OR","Intel Labs Intel Corporation,Hillsboro,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Intel Corporation,Hillsboro,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101893942","display_name":"Lu Peng","orcid":"https://orcid.org/0000-0003-3545-286X"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lu Peng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA","Dept. of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, LA","institution_ids":["https://openalex.org/I121820613"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA","institution_ids":["https://openalex.org/I121820613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9453,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76626034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"332","last_page":"339"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8597331047058105},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.7602133750915527},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.6062189340591431},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5704806447029114},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5452015399932861},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48164454102516174},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4675062596797943},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.4597471356391907},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4497881531715393},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44280898571014404},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34018051624298096},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20129892230033875},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09874022006988525}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8597331047058105},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.7602133750915527},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.6062189340591431},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5704806447029114},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5452015399932861},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48164454102516174},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4675062596797943},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.4597471356391907},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4497881531715393},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44280898571014404},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34018051624298096},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20129892230033875},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09874022006988525},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2014.6974702","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321294","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07"},{"id":"https://openalex.org/F4320324282","display_name":"National University of Sciences and Technology","ror":"https://ror.org/03w2j5y17"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W22490863","https://openalex.org/W1661873201","https://openalex.org/W1976851104","https://openalex.org/W1993711049","https://openalex.org/W1998310976","https://openalex.org/W2010843180","https://openalex.org/W2067649272","https://openalex.org/W2077791698","https://openalex.org/W2096855138","https://openalex.org/W2099708455","https://openalex.org/W2105876415","https://openalex.org/W2117423418","https://openalex.org/W2129548165","https://openalex.org/W2129573249","https://openalex.org/W2129816520","https://openalex.org/W2132078224","https://openalex.org/W2133170190","https://openalex.org/W2143773524","https://openalex.org/W2145988169","https://openalex.org/W2153882937","https://openalex.org/W2155917287","https://openalex.org/W2162838417","https://openalex.org/W2168102371","https://openalex.org/W2169875292","https://openalex.org/W4210790398","https://openalex.org/W4236382111","https://openalex.org/W4238816702","https://openalex.org/W4241193042","https://openalex.org/W4244814458","https://openalex.org/W6600922825","https://openalex.org/W6637057641"],"related_works":["https://openalex.org/W2488897859","https://openalex.org/W2131630752","https://openalex.org/W2366027386","https://openalex.org/W1485627940","https://openalex.org/W1579918296","https://openalex.org/W164750744","https://openalex.org/W3033052750","https://openalex.org/W2133637639","https://openalex.org/W2170268965","https://openalex.org/W2147943147"],"abstract_inverted_index":{"Quality":[0],"of":[1,53,66,89,99,110,144,160,178],"service":[2],"(QoS)":[3],"management":[4,59,130],"is":[5,45],"widely":[6],"employed":[7],"to":[8,12,37,47,85,174],"provide":[9],"differentiable":[10],"performance":[11,116,159,177],"programs":[13,113,179],"with":[14,114,180,187],"distinctive":[15],"priorities":[16],"on":[17,30,60,92,135,148,158],"conventional":[18],"chip":[19],"multi-processor":[20],"(CMP)":[21],"platforms.":[22],"Recently,":[23],"heterogeneous":[24,62,136,151],"architecture":[25],"integrating":[26],"diverse":[27,97],"processor":[28],"cores":[29],"the":[31,57,70,87,96,108,168,176],"same":[32],"silicon":[33],"has":[34],"been":[35],"proposed":[36,169],"better":[38],"serve":[39],"various":[40],"application":[41],"domains":[42],"and":[43,104],"it":[44],"expected":[46],"be":[48,65],"an":[49],"important":[50,78],"design":[51],"paradigm":[52],"future":[54],"processors.":[55],"Therefore,":[56],"QoS":[58,129,170],"emerging":[61],"systems":[63],"will":[64],"great":[67],"significance.":[68],"On":[69],"other":[71],"hand,":[72],"parallel":[73,112,132],"applications":[74,133],"are":[75,172],"becoming":[76],"increasingly":[77],"in":[79,83],"modern":[80],"computing":[81],"community":[82],"order":[84],"explore":[86],"benefit":[88],"thread-level":[90],"parallelism":[91],"CMPs.":[93],"However,":[94],"considering":[95],"characteristics":[98],"thread":[100],"synchronization,":[101],"data":[102],"sharing,":[103],"parallelization":[105],"pattern,":[106],"governing":[107],"execution":[109],"multiple":[111],"different":[115],"requirements":[117],"becomes":[118],"a":[119,142,149],"complicated":[120],"yet":[121],"significant":[122],"problem.":[123],"In":[124],"this":[125],"paper,":[126],"we":[127],"study":[128],"for":[131],"running":[134],"CMP":[137],"systems.":[138],"We":[139],"comprehensively":[140],"assess":[141],"series":[143],"task-to-core":[145],"mapping":[146],"policies":[147,171],"real":[150],"hardware":[152],"(QuickIA)":[153],"by":[154],"characterizing":[155],"their":[156],"impacts":[157],"individual":[161],"applications.":[162],"Our":[163],"evaluation":[164],"results":[165],"show":[166],"that":[167],"effective":[173],"improve":[175],"highest":[181],"priority":[182],"while":[183],"striking":[184],"good":[185],"tradeoff":[186],"system":[188],"fairness.":[189]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}