{"id":"https://openalex.org/W2055262023","doi":"https://doi.org/10.1109/iccd.2014.6974663","title":"Exploring the state dependent SET sensitivity of asynchronous logic - The muller-pipeline example","display_name":"Exploring the state dependent SET sensitivity of asynchronous logic - The muller-pipeline example","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2055262023","doi":"https://doi.org/10.1109/iccd.2014.6974663","mag":"2055262023"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006749662","display_name":"Andreas Steininger","orcid":"https://orcid.org/0000-0002-3847-1647"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Steininger","raw_affiliation_strings":["Institute for Computer Engineering, Vienna University of Technology, Vienna, Austria","Institute for Computer Engineering, Vienna University of Technology, Treitlstrasse 1-3, A-1040, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Engineering, Vienna University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute for Computer Engineering, Vienna University of Technology, Treitlstrasse 1-3, A-1040, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072775176","display_name":"Varadan Savulimedu Veeravalli","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Varadan S. Veeravalli","raw_affiliation_strings":["Institute for Computer Engineering, Vienna University of Technology, Vienna, Austria","Institute for Computer Engineering, Vienna University of Technology, Treitlstrasse 1-3, A-1040, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Engineering, Vienna University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute for Computer Engineering, Vienna University of Technology, Treitlstrasse 1-3, A-1040, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010087541","display_name":"Dan Alexandrescu","orcid":"https://orcid.org/0000-0002-8294-7534"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dan Alexandrescu","raw_affiliation_strings":["IROC Technologies, Grenoble, France","IROC Technologies, 2 Square Roger Genin, 5th floor, 38000 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IROC Technologies, Grenoble, France","institution_ids":[]},{"raw_affiliation_string":"IROC Technologies, 2 Square Roger Genin, 5th floor, 38000 Grenoble, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067511026","display_name":"Enrico Costenaro","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Enrico Costenaro","raw_affiliation_strings":["IROC Technologies, Grenoble, France","IROC Technologies, 2 Square Roger Genin, 5th floor, 38000 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IROC Technologies, Grenoble, France","institution_ids":[]},{"raw_affiliation_string":"IROC Technologies, 2 Square Roger Genin, 5th floor, 38000 Grenoble, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053835664","display_name":"Lorena Anghel","orcid":"https://orcid.org/0000-0001-9569-0072"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lorena Anghel","raw_affiliation_strings":["Laboratoire TIMA, Grenoble, France","Laboratoire TIMA, 46, avenue Flix Viallet, 38031 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Laboratoire TIMA, 46, avenue Flix Viallet, 38031 Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6574,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85976107,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2002","issue":null,"first_page":"61","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8939152956008911},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7549760341644287},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6793814897537231},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6080880165100098},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5608916282653809},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5284005999565125},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5193582773208618},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5005156993865967},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4873958230018616},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4798707067966461},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4375028908252716},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4234040081501007},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41253384947776794},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3770916759967804},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36620277166366577},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36378705501556396},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2928721308708191},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15523609519004822},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15134981274604797},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1475209891796112},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14454227685928345},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.11983910202980042},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1157447099685669},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09826233983039856}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8939152956008911},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7549760341644287},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6793814897537231},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6080880165100098},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5608916282653809},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5284005999565125},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5193582773208618},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5005156993865967},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4873958230018616},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4798707067966461},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4375028908252716},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4234040081501007},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41253384947776794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3770916759967804},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36620277166366577},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36378705501556396},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2928721308708191},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15523609519004822},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15134981274604797},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1475209891796112},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14454227685928345},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.11983910202980042},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1157447099685669},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09826233983039856},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2014.6974663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01400621v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01400621","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"32nd IEEE International Conference on Computer Design (ICCD'14), Oct 2014, Seoul, North Korea. pp.61-67","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1981271829","https://openalex.org/W1999112511","https://openalex.org/W2034809602","https://openalex.org/W2098864349","https://openalex.org/W2103902557","https://openalex.org/W2110215105","https://openalex.org/W2129009228","https://openalex.org/W2487142227","https://openalex.org/W2538842228","https://openalex.org/W4206880294","https://openalex.org/W4231905827","https://openalex.org/W4233171134","https://openalex.org/W4293282178","https://openalex.org/W6645546017","https://openalex.org/W6679315509","https://openalex.org/W6807207320","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W2358223609","https://openalex.org/W4312516786","https://openalex.org/W1502478103","https://openalex.org/W2384756109","https://openalex.org/W2237508561","https://openalex.org/W1592424226","https://openalex.org/W2567985642","https://openalex.org/W1482300372","https://openalex.org/W4245315569","https://openalex.org/W2076601101"],"abstract_inverted_index":{"Asynchronous":[0],"circuits":[1,181],"exhibit":[2],"considerable":[3],"advantages":[4],"over":[5],"their":[6,189],"synchronous":[7,38],"counterparts,":[8],"like":[9],"lower":[10],"dynamic":[11],"power":[12],"and":[13],"inherent":[14],"variation":[15],"tolerance,":[16],"which":[17],"makes":[18],"them":[19],"increasingly":[20],"interesting.":[21],"Their":[22],"fault-tolerance":[23],"behavior,":[24],"however,":[25],"is":[26,164],"not":[27],"yet":[28],"fully":[29],"explored.":[30],"In":[31,69,105],"particular,":[32],"temporal":[33],"masking,":[34],"as":[35,81,83],"seen":[36],"with":[37],"circuits,":[39],"seems":[40],"to":[41,51,173],"be":[42,52,171],"completely":[43],"non-existent":[44],"in":[45,56,78,102,148,188],"asynchronous":[46,103,130,180],"logic.":[47],"Instead,":[48],"there":[49],"seem":[50],"other":[53],"masking":[54,76],"mechanisms":[55,77],"the":[57,92,111,124,157,161,176,184],"control":[58,126],"structure":[59,127],"that":[60,156],"establish":[61],"an":[62,149],"extra":[63],"barrier":[64],"for":[65],"transient":[66,133],"fault":[67],"propagation.":[68],"this":[70,87],"paper":[71],"we":[72,89,109,140],"will":[73],"explore":[74],"these":[75,117],"a":[79,95,106,114,120],"qualitative":[80],"well":[82],"quantitative":[84],"manner.":[85],"To":[86,135],"end":[88],"first":[90],"analyze":[91],"behavior":[93,112],"of":[94,113,116,128,160,179],"Muller":[96,122,162],"C-element,":[97],"one":[98],"fundamental":[99],"building":[100],"block":[101],"designs.":[104],"next":[107],"step":[108],"evaluate":[110],"chain":[115],"elements,":[118],"forming":[119],"so-called":[121],"pipeline,":[123],"basic":[125],"many":[129],"designs,":[131],"under":[132],"faults.":[134],"validate":[136],"our":[137],"theoretical":[138],"findings":[139],"inject":[141],"radiation":[142,177],"induced":[143],"single":[144],"event":[145],"transients":[146],"(SETs)":[147],"extensive":[150],"simulation":[151],"campaign.":[152],"The":[153],"results":[154],"show":[155],"SET":[158],"susceptibility":[159],"pipeline":[163],"indeed":[165],"state":[166],"dependent.":[167],"This":[168],"knowledge":[169],"can":[170],"leveraged":[172],"improve,":[174],"e.g.,":[175],"hardness":[178],"by":[182],"preferring":[183],"more":[185],"robust":[186],"states":[187],"design":[190],"wherever":[191],"possible.":[192]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}