{"id":"https://openalex.org/W2131541944","doi":"https://doi.org/10.1109/iccd.2010.5647524","title":"BDD-based circuit restructuring for reducing dynamic power","display_name":"BDD-based circuit restructuring for reducing dynamic power","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2131541944","doi":"https://doi.org/10.1109/iccd.2010.5647524","mag":"2131541944"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2010.5647524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106446445","display_name":"Quang Huy \u0110inh","orcid":"https://orcid.org/0009-0008-9560-8823"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Quang Dinh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin D. F. Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5106446445"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.2941,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66009065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"21","issue":null,"first_page":"548","last_page":"554"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7219429016113281},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5574550032615662},{"id":"https://openalex.org/keywords/dynamic-programming","display_name":"Dynamic programming","score":0.47960102558135986},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4760739207267761},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4672163724899292},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4391978681087494},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43835994601249695},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.42984533309936523},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4188540577888489},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4178847372531891},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3650777339935303},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2625119686126709},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25983428955078125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15980315208435059},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15211820602416992},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1471880078315735}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7219429016113281},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5574550032615662},{"id":"https://openalex.org/C37404715","wikidata":"https://www.wikidata.org/wiki/Q380679","display_name":"Dynamic programming","level":2,"score":0.47960102558135986},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4760739207267761},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4672163724899292},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4391978681087494},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43835994601249695},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.42984533309936523},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4188540577888489},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4178847372531891},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3650777339935303},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2625119686126709},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25983428955078125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15980315208435059},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15211820602416992},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1471880078315735},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2010.5647524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.379.6861","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.379.6861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://icims.csl.uiuc.edu/~dchen/research/BDD-power-ICCD10.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W86044744","https://openalex.org/W103784495","https://openalex.org/W1551597857","https://openalex.org/W1979667739","https://openalex.org/W1995135231","https://openalex.org/W2043179331","https://openalex.org/W2075457137","https://openalex.org/W2080267935","https://openalex.org/W2099251677","https://openalex.org/W2116577507","https://openalex.org/W2123040618","https://openalex.org/W2133431298","https://openalex.org/W2137917061","https://openalex.org/W2140615181","https://openalex.org/W2147088458","https://openalex.org/W2169901626","https://openalex.org/W4242973052","https://openalex.org/W6603474794","https://openalex.org/W6604130912","https://openalex.org/W6679783372"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W2117814846","https://openalex.org/W2280993962","https://openalex.org/W1571059036","https://openalex.org/W2556166322"],"abstract_inverted_index":{"As":[0],"advances":[1],"in":[2,49,63],"process":[3],"technology":[4],"continue":[5],"to":[6,59,75,94,124,168],"scale":[7],"down":[8],"transistors,":[9],"low":[10],"power":[11,22,87,135,161],"design":[12],"is":[13,19,111],"becoming":[14],"more":[15],"critical.":[16],"Clock":[17],"gating":[18,46],"a":[20,70,125],"dynamic":[21,134,160],"saving":[23,136,162],"technique":[24,151],"that":[25,84,107],"can":[26],"freeze":[27,60],"some":[28,61],"flip-flops":[29],"and":[30,79,114,131,139],"prevent":[31],"portion":[32],"of":[33,99,158],"the":[34,64,77,96,103,108,144,149,169],"circuit":[35,78],"from":[36,53],"unneeded":[37],"switching.":[38],"In":[39],"this":[40,116],"paper,":[41],"we":[42,128,154],"consider":[43],"fine-grained":[44],"clock":[45],"through":[47],"pipelining,":[48],"which":[50,148],"control":[51,82,100],"signals":[52,83,101],"one":[54],"pipeline":[55,66],"stage":[56],"are":[57],"used":[58],"logic":[62],"next":[65],"stage.":[67],"We":[68,89,105],"present":[69],"novel":[71],"BDD-based":[72],"decomposition":[73],"algorithm":[74],"restructure":[76],"expose":[80],"possible":[81],"would":[85],"maximize":[86],"saving.":[88],"then":[90],"use":[91],"ILP":[92],"formulation":[93],"select":[95],"optimal":[97],"set":[98],"for":[102,137],"circuit.":[104],"show":[106],"constraint":[109],"matrix":[110],"totally":[112],"unimodular,":[113],"solve":[115],"selection":[117],"problem":[118],"optimally":[119],"using":[120],"linear":[121],"programming.":[122],"Comparing":[123],"previous":[126,150],"work,":[127],"get":[129,155],"similar":[130],"9%":[132],"better":[133],"small":[138],"medium":[140],"circuits,":[141,147],"respectively.":[142],"For":[143],"largest":[145],"MCNC":[146],"cannot":[152],"handle,":[153],"an":[156],"average":[157],"19%":[159],"with":[163],"9.3%":[164],"area":[165],"overhead":[166],"comparing":[167],"original,":[170],"non-restructured":[171],"circuits.":[172]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}