{"id":"https://openalex.org/W2161339729","doi":"https://doi.org/10.1109/iccd.2009.5413168","title":"A robust pulsed flip-flop and its use in enhanced scan design","display_name":"A robust pulsed flip-flop and its use in enhanced scan design","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2161339729","doi":"https://doi.org/10.1109/iccd.2009.5413168","mag":"2161339729"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2009.5413168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100411710","display_name":"Rajesh Kumar","orcid":"https://orcid.org/0000-0002-2437-1573"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rajesh Kumar","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046473766","display_name":"Kalyana C. Bollapalli","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kalyana C. Bollapalli","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102793889","display_name":"Rajesh Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Garg","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041115459","display_name":"Tarun Kumar Soni","orcid":"https://orcid.org/0000-0002-8684-7864"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tarun Soni","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil P. Khatri","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100411710"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":2.1337,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.88346089,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.9387026429176331},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5835171937942505},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5160367488861084},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5031432509422302},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5000221729278564},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49398142099380493},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4729059934616089},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4661285877227783},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4471316337585449},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4149671494960785},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.41269636154174805},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39614641666412354},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.38771840929985046},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36888715624809265},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.27723079919815063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24747627973556519},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23742657899856567},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20551878213882446},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10543113946914673},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0905856192111969},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08557191491127014}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.9387026429176331},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5835171937942505},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5160367488861084},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5031432509422302},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5000221729278564},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49398142099380493},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4729059934616089},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4661285877227783},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4471316337585449},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4149671494960785},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.41269636154174805},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39614641666412354},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.38771840929985046},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36888715624809265},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27723079919815063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24747627973556519},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23742657899856567},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20551878213882446},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10543113946914673},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0905856192111969},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08557191491127014},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2009.5413168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.398.2457","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.398.2457","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iccd.et.tudelft.nl/2009/proceedings/97Kumar.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1484135661","https://openalex.org/W1539883310","https://openalex.org/W1552321420","https://openalex.org/W1633471522","https://openalex.org/W1980985044","https://openalex.org/W2016965256","https://openalex.org/W2109195618","https://openalex.org/W2116900507","https://openalex.org/W2137616964","https://openalex.org/W2141238076","https://openalex.org/W2153919046","https://openalex.org/W2156577524","https://openalex.org/W2166243422","https://openalex.org/W2613347744","https://openalex.org/W6680235823","https://openalex.org/W6683103440"],"related_works":["https://openalex.org/W4246671099","https://openalex.org/W2549644881","https://openalex.org/W1994851507","https://openalex.org/W2131499522","https://openalex.org/W2136066342","https://openalex.org/W2133255963","https://openalex.org/W2040178082","https://openalex.org/W3144530916","https://openalex.org/W3145035650","https://openalex.org/W1994136514"],"abstract_inverted_index":{"Delay":[0],"faults":[1,15],"are":[2,53],"frequently":[3],"encountered":[4],"in":[5,33,50,143],"nanometer":[6],"technologies.":[7],"Therefore,":[8],"it":[9,44],"is":[10,45,184,197],"critical":[11],"to":[12,62,148,200],"detect":[13],"these":[14],"during":[16],"factory":[17],"test.":[18],"Testing":[19],"for":[20],"a":[21,28,63,95,133,169],"delay":[22,40],"fault":[23,41],"requires":[24],"the":[25,39,48,116,149,188,204],"application":[26],"of":[27,30,85,118,181],"pair":[29,52],"test":[31],"vectors":[32,49],"an":[34,103],"at-speed":[35],"manner.":[36],"To":[37],"maximize":[38],"detection":[42],"capability,":[43],"desired":[46],"that":[47,194],"this":[51,72],"independent.":[54],"Independent":[55],"vector":[56],"pairs":[57],"cannot":[58],"always":[59],"be":[60,74],"applied":[61],"circuit":[64],"implemented":[65],"with":[66,123],"standard":[67],"scan":[68,79,105,156,175],"design":[69,196],"approaches.":[70],"However,":[71],"can":[73],"achieved":[75],"by":[76],"using":[77],"enhanced":[78,104,155,174],"flip-flops,":[80],"which":[81],"store":[82],"two":[83,90],"bits":[84],"data.":[86],"This":[87],"paper":[88],"has":[89,159],"contributions.":[91],"First,":[92],"we":[93,101],"develop":[94],"pulsed":[96],"flip-flop":[97,122,128,157,176],"(PFF)":[98],"design.":[99],"Second,":[100],"present":[102],"flipflop":[106,172],"design,":[107],"based":[108,121,127,154,173],"on":[109],"our":[110,119,182,195],"PFF":[111,139],"circuit.":[112],"We":[113],"have":[114],"compared":[115,147],"performance":[117],"pulse":[120,126,153],"recently":[124],"published":[125],"designs,":[129],"as":[130,132],"well":[131],"traditional":[134],"master-slave":[135],"D":[136,171],"flip-flop.":[137],"Our":[138,152],"shows":[140],"significant":[141],"improvements":[142],"power":[144,162],"and":[145,164],"timing":[146,167],"other":[150],"designs.":[151],"(PESFF)":[158],"13%":[160],"lower":[161],"dissipation":[163],"26%":[165],"better":[166],"than":[168,187,203],"conventional":[170],"(DESFF).":[177],"The":[178],"layout":[179],"area":[180],"PESFF":[183],"5.2%":[185],"smaller":[186],"DESFF.":[189,205],"Monte":[190],"Carlo":[191],"simulations":[192],"demonstrate":[193],"more":[198],"robust":[199],"process":[201],"variations":[202]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}