{"id":"https://openalex.org/W2135041405","doi":"https://doi.org/10.1109/iccd.2006.4380851","title":"A New Class of Sequential Circuits with Acyclic Test Generation Complexity","display_name":"A New Class of Sequential Circuits with Acyclic Test Generation Complexity","publication_year":2006,"publication_date":"2006-10-01","ids":{"openalex":"https://openalex.org/W2135041405","doi":"https://doi.org/10.1109/iccd.2006.4380851","mag":"2135041405"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2006.4380851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2006.4380851","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018366020","display_name":"Chia Yee Ooi","orcid":"https://orcid.org/0000-0003-2307-4048"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Chia Yee Ooi","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Kansai Science, Nara, Japan","Nara Institute of Science and Technology, Nara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Kansai Science, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111955990","display_name":"Hideo Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideo Fujiwara","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Kansai Science, Nara, Japan","Nara Institute of Science and Technology, Nara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Kansai Science, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.368,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.86813187,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"17","issue":null,"first_page":"425","last_page":"431"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7496628761291504},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6373762488365173},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6200171709060669},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5548033118247986},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.52391517162323},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5176947116851807},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.4890459477901459},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4521980881690979},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4394719898700714},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38294339179992676},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3278422951698303},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2433534562587738},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0958310067653656},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07353565096855164}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7496628761291504},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6373762488365173},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6200171709060669},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5548033118247986},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.52391517162323},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5176947116851807},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.4890459477901459},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4521980881690979},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4394719898700714},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38294339179992676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3278422951698303},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2433534562587738},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0958310067653656},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07353565096855164},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2006.4380851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2006.4380851","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1540778106","https://openalex.org/W2070574955","https://openalex.org/W2098337958","https://openalex.org/W2111334369","https://openalex.org/W2114866327","https://openalex.org/W2132547051","https://openalex.org/W2134921041","https://openalex.org/W2152283391","https://openalex.org/W2160162958","https://openalex.org/W2296421768","https://openalex.org/W6668177937"],"related_works":["https://openalex.org/W2364150359","https://openalex.org/W2075356617","https://openalex.org/W2118952760","https://openalex.org/W2157726388","https://openalex.org/W2408214455","https://openalex.org/W2390529848","https://openalex.org/W2789883751","https://openalex.org/W2019719714","https://openalex.org/W2117873690","https://openalex.org/W2129591317"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,41,52],"new":[4],"class":[5,19,70,80],"of":[6,20,33,71,81],"sequential":[7,12,22,36,48,60,66,74,83],"circuits":[8,13,23,49,75],"called":[9],"acyclically":[10,46,64,72],"testable":[11,47,65,73],"which":[14],"is":[15,29,76],"wider":[16],"than":[17,78,93],"the":[18,34,69,79,85,94,110,125,132],"acyclic":[21,35,82],"but":[24],"whose":[25],"test":[26,42,116],"generation":[27,43],"complexity":[28],"equivalent":[30],"to":[31,56,114,120],"that":[32,109],"circuits.":[37],"We":[38],"also":[39],"present":[40],"procedure":[44],"for":[45],"and":[50,98],"elaborate":[51],"design-for-test":[53],"(DFT)":[54],"method":[55,87,97,112,127,135],"augment":[57],"an":[58,63],"arbitrary":[59],"circuit":[61],"into":[62],"circuit.":[67],"Since":[68],"larger":[77],"circuits,":[84],"DFT":[86],"results":[88],"in":[89],"lower":[90,115],"area":[91],"overhead":[92],"partial":[95,121,133],"scan":[96,122,134],"still":[99],"achieves":[100],"complete":[101],"fault":[102],"efficiency.":[103],"Besides,":[104],"we":[105],"show":[106],"through":[107],"experiment":[108],"proposed":[111,126],"contributes":[113],"application":[117],"time":[118],"compared":[119],"method.":[123],"Moreover,":[124],"allows":[128],"at-speed":[129],"testing":[130],"while":[131],"does":[136],"not.":[137]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}