{"id":"https://openalex.org/W2157126902","doi":"https://doi.org/10.1109/iccd.2003.1240877","title":"A Compact model for analysis and design of on-chip power network with decoupling capacitors","display_name":"A Compact model for analysis and design of on-chip power network with decoupling capacitors","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2157126902","doi":"https://doi.org/10.1109/iccd.2003.1240877","mag":"2157126902"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2003.1240877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018095974","display_name":"Payman Zarkesh-Ha","orcid":"https://orcid.org/0000-0002-0571-9212"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Zarkesh-Ha","raw_affiliation_strings":["Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033037194","display_name":"Ken Doniger","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Doniger","raw_affiliation_strings":["Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012076503","display_name":"Wai Kuan Loh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"W. Loh","raw_affiliation_strings":["Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102751737","display_name":"Dingyi Sun","orcid":"https://orcid.org/0009-0000-6604-782X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Sun","raw_affiliation_strings":["Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036701578","display_name":"Ribka Stephani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Stephani","raw_affiliation_strings":["Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009226572","display_name":"G.W. Priebe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Priebe","raw_affiliation_strings":["Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Technology Division, LSI Logic Corporation, Milpitas, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4137,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63013365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"84","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9879000186920166,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoupling-capacitor","display_name":"Decoupling capacitor","score":0.8148486614227295},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.7859683632850647},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.6678884625434875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6228294968605042},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5865741968154907},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.569407045841217},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49773624539375305},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48422884941101074},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.46799156069755554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4485517740249634},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4280800223350525},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38376671075820923},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.381350040435791},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.0995345413684845}],"concepts":[{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.8148486614227295},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.7859683632850647},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.6678884625434875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6228294968605042},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5865741968154907},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.569407045841217},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49773624539375305},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48422884941101074},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.46799156069755554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4485517740249634},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4280800223350525},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38376671075820923},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.381350040435791},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0995345413684845},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2003.1240877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1592106191","https://openalex.org/W1966120372","https://openalex.org/W2118701141","https://openalex.org/W2144874706","https://openalex.org/W2159199312","https://openalex.org/W2162231162","https://openalex.org/W6677753296","https://openalex.org/W6684326244"],"related_works":["https://openalex.org/W2591634623","https://openalex.org/W2115156230","https://openalex.org/W2730834029","https://openalex.org/W1600789903","https://openalex.org/W1849148950","https://openalex.org/W2537334175","https://openalex.org/W1968306380","https://openalex.org/W2103363348","https://openalex.org/W1548863870","https://openalex.org/W2972236120"],"abstract_inverted_index":{"A":[0],"compact":[1,53,70],"model":[2,22],"for":[3,16,32,76,111,161,170],"analysis":[4],"and":[5,58,94,173],"design":[6,74,100,140,149],"of":[7,51,134],"the":[8,49,52,64,69,77,98,103,107,121,125,132,139,148,153,158,168],"power":[9,38,65,78,89,108],"distribution":[10,66,79,109],"network":[11,80,110],"with":[12,152],"on-chip":[13,127],"decoupling":[14,128],"capacitor":[15,129],"high-power":[17,112],"blocks":[18,113],"is":[19,23,43,81,142,145],"presented.":[20,143],"The":[21,45],"applied":[24],"to":[25,105,123,166],"a":[26,36,72],"high-density":[27],"content":[28],"addressable":[29],"memory":[30],"(CAM)":[31],"verification.":[33],"Utilizing":[34,68],"HSIM,":[35],"complete":[37],"system":[39,95,135],"including":[40],"CAM":[41],"block":[42],"simulated.":[44],"simulation":[46],"results":[47],"confirm":[48],"accuracy":[50],"model,":[54,71],"which":[55],"includes":[56],"transient":[57,172],"steady":[59,174],"state":[60,175],"voltage":[61],"drops":[62],"in":[63],"network.":[67],"new":[73,99],"space":[75,101,141,150],"proposed.":[82],"For":[83],"given":[84],"system-level":[85],"parameters,":[86],"such":[87,114],"as":[88,115],"supply":[90],"voltage,":[91],"pin":[92],"inductance,":[93],"clock":[96],"frequency,":[97],"helps":[102],"designer":[104,122,165],"optimize":[106],"CAM.":[116],"In":[117],"particular,":[118],"it":[119],"enables":[120],"quantify":[124],"minimum":[126],"needed.":[130],"Finally,":[131],"impact":[133],"level":[136],"parameters":[137],"on":[138],"It":[144],"shown":[146],"that":[147],"shrinks":[151],"advancing":[154],"technology.":[155],"This":[156],"imposes":[157],"tight":[159],"restriction":[160],"high-end":[162],"technology":[163],"chip":[164],"meet":[167],"requirements":[169],"both":[171],"noises.":[176]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}