{"id":"https://openalex.org/W2166807333","doi":"https://doi.org/10.1109/iccd.1999.808388","title":"High-speed CORDIC architecture based on redundant sum formation and overlapped \u03c3-selection","display_name":"High-speed CORDIC architecture based on redundant sum formation and overlapped \u03c3-selection","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W2166807333","doi":"https://doi.org/10.1109/iccd.1999.808388","mag":"2166807333"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1999.808388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1999.808388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080822874","display_name":"Jae Hun Choi","orcid":"https://orcid.org/0000-0002-2988-6955"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jae Hun Choi","raw_affiliation_strings":["Application Specific Processor Group, Department of Electrical and Computer Engineering, University of Technology, Austin, USA"],"affiliations":[{"raw_affiliation_string":"Application Specific Processor Group, Department of Electrical and Computer Engineering, University of Technology, Austin, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102435459","display_name":"Jae-Hyuck Kwak","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jae-Hyuck Kwak","raw_affiliation_strings":["Application Specific Processor Group, Department of Electrical and Computer Engineering, University of Technology, Austin, USA"],"affiliations":[{"raw_affiliation_string":"Application Specific Processor Group, Department of Electrical and Computer Engineering, University of Technology, Austin, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028439610","display_name":"Earl E. Swartzlander","orcid":"https://orcid.org/0000-0002-8699-5277"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E.E. Swartzlander","raw_affiliation_strings":["Application Specific Processor Group, Department of Electrical and Computer Engineering, University of Technology, Austin, USA"],"affiliations":[{"raw_affiliation_string":"Application Specific Processor Group, Department of Electrical and Computer Engineering, University of Technology, Austin, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5080822874"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.709,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72830231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"68","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.9242658019065857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7661125659942627},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7646287679672241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7135725617408752},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5741203427314758},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.5668970346450806},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5488614439964294},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.462639719247818},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37970247864723206},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2227385938167572},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22159123420715332},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08491984009742737},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06215709447860718}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.9242658019065857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7661125659942627},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7646287679672241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7135725617408752},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5741203427314758},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.5668970346450806},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5488614439964294},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.462639719247818},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37970247864723206},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2227385938167572},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22159123420715332},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08491984009742737},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06215709447860718},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1999.808388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1999.808388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1700064275","https://openalex.org/W2096285552","https://openalex.org/W2127871910"],"related_works":["https://openalex.org/W2375598816","https://openalex.org/W2379157082","https://openalex.org/W2401971123","https://openalex.org/W907492214","https://openalex.org/W2534468830","https://openalex.org/W2942242634","https://openalex.org/W2005644954","https://openalex.org/W2114212402","https://openalex.org/W2128668099","https://openalex.org/W2147668509"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"architecture":[4],"for":[5],"accelerating":[6],"CORDIC":[7,39],"vectoring":[8],"mode":[9],"operations.":[10],"The":[11,41],"processing":[12],"is":[13],"sped":[14],"up":[15],"by":[16],"overlapping":[17],"redundant":[18],"sum":[19],"formation":[20],"and":[21,31,33],"selection":[22],"of":[23],"rotation":[24],"direction.":[25],"We":[26],"analyze":[27],"the":[28,45,51,52,56],"latency":[29,53],"time":[30],"area,":[32],"compare":[34],"them":[35],"with":[36],"a":[37],"conventional":[38],"implementation.":[40],"results":[42],"show":[43],"that":[44],"proposed":[46],"scheme":[47],"reduces":[48],"not":[49],"only":[50],"but":[54],"also":[55],"overall":[57],"computation":[58],"time.":[59],"Thus,":[60],"it":[61],"achieves":[62],"higher":[63],"throughput":[64],"in":[65],"pipelining.":[66]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}