{"id":"https://openalex.org/W2123511998","doi":"https://doi.org/10.1109/iccd.1998.727057","title":"Hardware/software co-verification, an IP vendors viewpoint","display_name":"Hardware/software co-verification, an IP vendors viewpoint","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W2123511998","doi":"https://doi.org/10.1109/iccd.1998.727057","mag":"2123511998"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1998.727057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1998.727057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077396590","display_name":"T. Hopes","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"T. Hopes","raw_affiliation_strings":["EDA Engineering Manager, ARM Limited, UK","ARM Ltd., Cambridge, UK"],"affiliations":[{"raw_affiliation_string":"EDA Engineering Manager, ARM Limited, UK","institution_ids":["https://openalex.org/I2801109035"]},{"raw_affiliation_string":"ARM Ltd., Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5077396590"],"corresponding_institution_ids":["https://openalex.org/I2801109035"],"apc_list":null,"apc_paid":null,"fwci":1.0326,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7676791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"242","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9635000228881836,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9606000185012817,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7094706892967224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6937400698661804},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5524548292160034},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5486347675323486},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.5271998047828674},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.5056304931640625},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4604628086090088},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.41190141439437866},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39790597558021545},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34103602170944214},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.3102315664291382},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30119919776916504},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.28700143098831177},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.28453853726387024}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7094706892967224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6937400698661804},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5524548292160034},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5486347675323486},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.5271998047828674},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.5056304931640625},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4604628086090088},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.41190141439437866},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39790597558021545},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34103602170944214},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.3102315664291382},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30119919776916504},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.28700143098831177},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.28453853726387024}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1998.727057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1998.727057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2363848262","https://openalex.org/W2392047570","https://openalex.org/W2355428260","https://openalex.org/W1600897990","https://openalex.org/W1542124114","https://openalex.org/W2358360848","https://openalex.org/W2962898432","https://openalex.org/W2035244079","https://openalex.org/W1985271980"],"abstract_inverted_index":{"The":[0],"increasing":[1],"predominance":[2],"and":[3,16,69,106,142,149],"complexity":[4],"of":[5,26,48,52,85,115],"System":[6],"on":[7],"Chip":[8],"(SoC)":[9],"poses":[10],"new":[11],"challenges":[12],"to":[13,44,111,130],"both":[14,104],"software":[15,68,107],"hardware":[17,105],"designers,":[18],"no":[19],"more":[20],"so":[21],"than":[22],"in":[23,124],"the":[24,49,53,63,72,76,81,87,94,100,116,119,127,132,140,150,156],"area":[25],"verification.":[27],"As":[28],"Intellectual":[29],"Property":[30],"(IP)":[31],"from":[32],"IP":[33,120],"Vendors":[34,129],"such":[35,145],"as":[36,75,80],"ARM":[37,161],"Ltd.,":[38],"is":[39,59],"incorporated":[40],"into":[41],"these":[42],"designs":[43],"make":[45,112,131],"maximum":[46],"use":[47,114],"integration":[50],"capabilities":[51],"Silicon":[54],"Vendors,":[55],"this":[56],"verification":[57,101],"problem":[58],"further":[60],"compounded":[61],"by":[62,155],"complex":[64],"interactions":[65],"between":[66],"system":[67],"hardware.":[70],"At":[71],"same":[73],"time":[74],"ARM7TDMI":[77],"has":[78],"emerged":[79],"embedded":[82],"RISC":[83],"processor":[84],"choice,":[86],"major":[88],"EDA":[89,128,157],"companies":[90],"have":[91],"made":[92],"available":[93],"'Co-verification":[95],"Environment'":[96],"which":[97],"brings":[98],"together":[99],"environments":[102],"for":[103,144],"developers.":[108],"In":[109],"order":[110],"full":[113],"Co-verification":[117],"Environment,":[118],"provider":[121],"must":[122],"work":[123,148],"conjunction":[125],"with":[126],"required":[133],"model":[134,146],"views":[135],"available.":[136],"This":[137],"paper":[138],"outlines":[139],"needs":[141],"requirements":[143],"development":[147],"approach":[151],"that":[152],"was":[153],"taken":[154],"Engineering":[158],"Group":[159],"within":[160],"Ltd.":[162]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}