{"id":"https://openalex.org/W2151762825","doi":"https://doi.org/10.1109/iccd.1995.528932","title":"A parallel algorithm for fault simulation based on PROOFS","display_name":"A parallel algorithm for fault simulation based on PROOFS","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2151762825","doi":"https://doi.org/10.1109/iccd.1995.528932","mag":"2151762825"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1995.528932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1995.528932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069217821","display_name":"Steven Parkes","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Parkes","raw_affiliation_strings":["Sierra Vista Research, Inc., Los Gatos, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sierra Vista Research, Inc., Los Gatos, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106232660","display_name":"P. Banerjee","orcid":"https://orcid.org/0009-0005-3184-6871"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Banerjee","raw_affiliation_strings":["Center for Reliable and High-Performance Computing Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108372442","display_name":"J.H. Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Patel","raw_affiliation_strings":["Center for Reliable and High-Performance Computing Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8636,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.91750368,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"616","last_page":"621"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7885526418685913},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.751326858997345},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6208055019378662},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6066898107528687},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5857540965080261},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5796151161193848},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.5276713967323303},{"id":"https://openalex.org/keywords/mathematical-proof","display_name":"Mathematical proof","score":0.48882290720939636},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4633716940879822},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45634138584136963},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4210549592971802},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40095505118370056},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.23026326298713684},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1943730115890503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0856219232082367},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07387706637382507}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7885526418685913},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.751326858997345},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6208055019378662},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6066898107528687},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5857540965080261},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5796151161193848},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.5276713967323303},{"id":"https://openalex.org/C108710211","wikidata":"https://www.wikidata.org/wiki/Q11538","display_name":"Mathematical proof","level":2,"score":0.48882290720939636},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4633716940879822},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45634138584136963},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4210549592971802},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40095505118370056},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.23026326298713684},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1943730115890503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0856219232082367},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07387706637382507},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.1995.528932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1995.528932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.15.7582","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.7582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.northwestern.edu/cpdc/ProperCAD/iccd95.pbp.ps.Z","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.34.9093","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.34.9093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.crhc.uiuc.edu/IGATE/papers/iccd95sp.ps.Z","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W107955366","https://openalex.org/W1514439880","https://openalex.org/W1606609439","https://openalex.org/W1964839541","https://openalex.org/W2021218329","https://openalex.org/W2022958915","https://openalex.org/W2057301315","https://openalex.org/W2072794470","https://openalex.org/W2076000316","https://openalex.org/W2098077574","https://openalex.org/W2105285196","https://openalex.org/W2129420655","https://openalex.org/W2138499886","https://openalex.org/W2149363178","https://openalex.org/W2150944068","https://openalex.org/W2155942234","https://openalex.org/W3160124389","https://openalex.org/W4233502411","https://openalex.org/W4251148314","https://openalex.org/W4256363426"],"related_works":["https://openalex.org/W2031110496","https://openalex.org/W2061946964","https://openalex.org/W2186711390","https://openalex.org/W3147038789","https://openalex.org/W2101162821","https://openalex.org/W2079809549","https://openalex.org/W2167102380","https://openalex.org/W2157154381","https://openalex.org/W4253743993","https://openalex.org/W2164626999"],"abstract_inverted_index":{"Fault":[0],"simulation":[1,44,103],"for":[2,21,72],"sequential":[3],"circuits":[4,73],"numbers":[5],"among":[6],"the":[7,13,19,41,75,92],"highly":[8],"compute":[9],"intensive":[10],"tasks":[11],"in":[12,74],"integrated":[14],"circuit":[15],"design":[16,23],"process.":[17],"In":[18],"quest":[20],"rapid":[22],"turn":[24],"around,":[25],"parallelization":[26],"has":[27],"been":[28],"proposed":[29],"to":[30,97],"speed":[31],"fault":[32,43,51,67,95,102],"simulation.":[33],"We":[34,69],"introduce":[35],"ProperPROOFS,":[36],"a":[37,60],"parallel":[38,81],"extension":[39],"of":[40,66,86,94],"PROOFS":[42],"package.":[45],"ProperPROOFS":[46],"exploits":[47],"parallelism":[48],"based":[49],"on":[50],"partitioning,":[52],"incorporating":[53],"static":[54],"and":[55,59,63],"dynamic":[56],"partitioning":[57,96],"schemes":[58],"new":[61,89],"asynchronous":[62],"distributed":[64],"method":[65],"redistribution.":[68],"present":[70],"results":[71,87],"ISCAS-89":[76],"benchmark":[77],"set":[78],"across":[79],"several":[80],"architectures.":[82],"A":[83],"detailed":[84],"evaluation":[85],"provides":[88],"insight":[90],"into":[91],"use":[93],"parallelize":[98],"high":[99],"performance":[100],"serial":[101],"applications.":[104]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}