{"id":"https://openalex.org/W2119480361","doi":"https://doi.org/10.1109/iccd.1994.331915","title":"Behavioral synthesis for low power","display_name":"Behavioral synthesis for low power","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W2119480361","doi":"https://doi.org/10.1109/iccd.1994.331915","mag":"2119480361"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1994.331915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1994.331915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Raghunathan","raw_affiliation_strings":["Dept. of Electr. Eng., Princeton Univ., NJ, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Princeton Univ., NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Dept. of Electr. Eng., Princeton Univ., NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Princeton Univ., NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065766721"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":23.7303,"has_fulltext":false,"cited_by_count":160,"citation_normalized_percentile":{"value":0.99770234,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"318","last_page":"322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.8215839266777039},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6997846364974976},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6135789155960083},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5776084661483765},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5289499759674072},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4700789749622345},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.44256168603897095},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4342944622039795},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.425345778465271},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.4246619939804077},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4134158790111542},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3509265184402466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3199639320373535},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2068437933921814},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.17707103490829468},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15147072076797485},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.12956759333610535},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12162482738494873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10117769241333008},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09544667601585388},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.08187136054039001}],"concepts":[{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.8215839266777039},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6997846364974976},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6135789155960083},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5776084661483765},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5289499759674072},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4700789749622345},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.44256168603897095},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4342944622039795},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.425345778465271},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.4246619939804077},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4134158790111542},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3509265184402466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3199639320373535},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2068437933921814},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17707103490829468},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15147072076797485},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.12956759333610535},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12162482738494873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10117769241333008},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09544667601585388},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.08187136054039001},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1994.331915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1994.331915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1633471522","https://openalex.org/W1867275958","https://openalex.org/W2020640915","https://openalex.org/W2112152053","https://openalex.org/W2166243422","https://openalex.org/W2541102694","https://openalex.org/W3141297747","https://openalex.org/W3144599787"],"related_works":["https://openalex.org/W1995270367","https://openalex.org/W2767696758","https://openalex.org/W4387627836","https://openalex.org/W2107793209","https://openalex.org/W2041767423","https://openalex.org/W3028301851","https://openalex.org/W4200061056","https://openalex.org/W2111130897","https://openalex.org/W2071237670","https://openalex.org/W2352417476"],"abstract_inverted_index":{"We":[0,40,55],"present":[1,42],"a":[2,43],"behavioral":[3,80],"synthesis":[4,20,81],"method":[5,36,44,100],"targeting":[6],"low":[7,38,92,103],"power":[8,23,53,93],"consumption":[9,24],"for":[10,37],"data-dominated":[11],"CMOS":[12],"circuits.":[13],"A":[14],"study":[15],"of":[16,45,77],"how":[17],"the":[18,33,47,75],"high-level":[19],"process":[21],"affects":[22],"is":[25],"presented,":[26],"based":[27],"on,":[28],"which":[29],"we":[30],"have":[31],"developed":[32],"first":[34],"allocation":[35],"power.":[39],"also":[41],"optimizing":[46],"controller":[48],"to":[49],"reduce":[50],"data":[51],"path":[52],"dissipation.":[54],"consider":[56],"loops,":[57],"conditional":[58],"branches,":[59],"and":[60,67,88],"scheduling":[61],"constructs":[62],"such":[63],"as":[64],"multicycling,":[65],"chaining":[66],"structural":[68],"pipelining.":[69],"The":[70],"techniques":[71],"were":[72],"implemented":[73],"within":[74],"framework":[76],"an":[78],"existing":[79],"system.":[82],"Experiments":[83],"performed":[84],"on":[85],"various":[86],"examples":[87],"benchmarks":[89],"show":[90],"that":[91],"circuits":[94],"can":[95],"be":[96],"synthesized":[97],"by":[98],"our":[99],"with":[101],"very":[102],"or":[104],"zero":[105],"overheads.<":[106],"<ETX":[107],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[108],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[109]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}