{"id":"https://openalex.org/W2104601526","doi":"https://doi.org/10.1109/iccd.1993.393348","title":"Library-adaptively integrated data path synthesis for DSP systems","display_name":"Library-adaptively integrated data path synthesis for DSP systems","publication_year":2002,"publication_date":"2002-12-30","ids":{"openalex":"https://openalex.org/W2104601526","doi":"https://doi.org/10.1109/iccd.1993.393348","mag":"2104601526"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1993.393348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1993.393348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111889870","display_name":"Jet Min Jou","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"J.-M. Jou","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068750954","display_name":"Shiann-Rong Kuang","orcid":"https://orcid.org/0000-0002-5165-3015"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"S.-R. Kuang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.45385141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"379","last_page":"382"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6795177459716797},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5364234447479248},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5279178619384766},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4962764382362366},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4773987829685211},{"id":"https://openalex.org/keywords/vertex","display_name":"Vertex (graph theory)","score":0.42382386326789856},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.38045454025268555},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33623743057250977},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32580119371414185},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3136529326438904},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1789383590221405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14028504490852356},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09644216299057007}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6795177459716797},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5364234447479248},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5279178619384766},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4962764382362366},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4773987829685211},{"id":"https://openalex.org/C80899671","wikidata":"https://www.wikidata.org/wiki/Q1304193","display_name":"Vertex (graph theory)","level":3,"score":0.42382386326789856},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.38045454025268555},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33623743057250977},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32580119371414185},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3136529326438904},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1789383590221405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14028504490852356},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09644216299057007},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1993.393348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1993.393348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1608288149","https://openalex.org/W1968206757","https://openalex.org/W2053013213","https://openalex.org/W2113085705","https://openalex.org/W2116586590","https://openalex.org/W2134354173","https://openalex.org/W4230145123","https://openalex.org/W4231345919"],"related_works":["https://openalex.org/W2390348052","https://openalex.org/W2065566231","https://openalex.org/W2390600871","https://openalex.org/W3022794856","https://openalex.org/W2363399630","https://openalex.org/W2148867666","https://openalex.org/W2074772664","https://openalex.org/W2319687164","https://openalex.org/W2379188611","https://openalex.org/W1978911128"],"abstract_inverted_index":{"A":[0],"new":[1],"algorithm":[2,90],"for":[3],"the":[4,22,66,89],"integrated":[5,17,75],"data":[6],"path":[7],"synthesis":[8,18,67],"of":[9,25,38],"high-performance":[10],"DSP":[11],"systems":[12],"has":[13],"been":[14],"proposed.":[15],"The":[16],"problem,":[19],"that":[20],"is":[21,31,47],"combined":[23],"problem":[24,37],"module":[26,44],"selection,":[27],"scheduling,":[28],"and":[29,46,74,83,91],"allocation,":[30],"systematically":[32],"formulated":[33],"as":[34,72],"a":[35,43,52],"clique-partition":[36],"mixed-vertex":[39],"compatibility":[40],"graph":[41],"on":[42,57],"library":[45],"solved":[48],"simultaneously.":[49],"We":[50],"introduce":[51],"global":[53],"cost":[54],"function":[55],"based":[56],"clique":[58],"partition":[59],"heuristic":[60],"to":[61],"evaluate":[62],"each":[63],"decision":[64],"along":[65],"process.":[68],"Salient":[69],"features,":[70],"such":[71],"library-adaptive":[73],"processing":[76],"(i.e.,":[77],"make":[78],"all":[79],"resources,":[80],"including":[81],"operators":[82],"interconnects,":[84],"tradeoffs),":[85],"are":[86,94],"processed":[87],"in":[88],"experimental":[92],"results":[93],"quite":[95],"encouraged.<":[96],"<ETX":[97],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[99]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}