{"id":"https://openalex.org/W3094416196","doi":"https://doi.org/10.1109/icccnt49239.2020.9225667","title":"Performance Improvement in Conventional 4-bit Static CMOS Carry Look-Ahead Adder by Modifying Carry-Generate and Propagate Terms","display_name":"Performance Improvement in Conventional 4-bit Static CMOS Carry Look-Ahead Adder by Modifying Carry-Generate and Propagate Terms","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3094416196","doi":"https://doi.org/10.1109/icccnt49239.2020.9225667","mag":"3094416196"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt49239.2020.9225667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042458927","display_name":"Md. Ashik Zafar Dipto","orcid":null},"institutions":[{"id":"https://openalex.org/I157386601","display_name":"North South University","ror":"https://ror.org/05wdbfp45","country_code":"BD","type":"education","lineage":["https://openalex.org/I157386601"]}],"countries":["BD"],"is_corresponding":true,"raw_author_name":"Md. Ashik Zafar Dipto","raw_affiliation_strings":["North South University, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"North South University, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I157386601"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039660993","display_name":"Afran Sorwar","orcid":null},"institutions":[{"id":"https://openalex.org/I157386601","display_name":"North South University","ror":"https://ror.org/05wdbfp45","country_code":"BD","type":"education","lineage":["https://openalex.org/I157386601"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Afran Sorwar","raw_affiliation_strings":["North South University, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"North South University, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I157386601"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079730493","display_name":"Elias Ahammad Sojib","orcid":null},"institutions":[{"id":"https://openalex.org/I157386601","display_name":"North South University","ror":"https://ror.org/05wdbfp45","country_code":"BD","type":"education","lineage":["https://openalex.org/I157386601"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Elias Ahammad Sojib","raw_affiliation_strings":["North South University, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"North South University, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I157386601"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084711621","display_name":"Md. Mostak Tahmid Rangon","orcid":null},"institutions":[{"id":"https://openalex.org/I91104401","display_name":"Northern University Bangladesh","ror":"https://ror.org/01jc1xp35","country_code":"BD","type":"education","lineage":["https://openalex.org/I91104401"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Md. Mostak Tahmid Rangon","raw_affiliation_strings":["Northern University Bangladesh, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"Northern University Bangladesh, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I91104401"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5042458927"],"corresponding_institution_ids":["https://openalex.org/I157386601"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.51888357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"147","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8600137233734131},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8002839684486389},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.6487808227539062},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6183592081069946},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6133394241333008},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6097070574760437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5926433205604553},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5888034701347351},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5462512373924255},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.4789488911628723},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.45082661509513855},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.44758808612823486},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.44304051995277405},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3514782190322876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32292455434799194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3020066022872925},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.24731045961380005},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.060767680406570435}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8600137233734131},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8002839684486389},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.6487808227539062},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6183592081069946},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6133394241333008},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6097070574760437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5926433205604553},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5888034701347351},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5462512373924255},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.4789488911628723},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.45082661509513855},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.44758808612823486},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.44304051995277405},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3514782190322876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32292455434799194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3020066022872925},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.24731045961380005},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.060767680406570435},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt49239.2020.9225667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1973291778","https://openalex.org/W1974233803","https://openalex.org/W2000462061","https://openalex.org/W2003296838","https://openalex.org/W2033531965","https://openalex.org/W2041621467","https://openalex.org/W2046103068","https://openalex.org/W2057772501","https://openalex.org/W2058942958","https://openalex.org/W2067086919","https://openalex.org/W2097193789","https://openalex.org/W2104880765","https://openalex.org/W2119281216","https://openalex.org/W2127696501","https://openalex.org/W2131107384","https://openalex.org/W2135468699","https://openalex.org/W2145231880","https://openalex.org/W2146176688","https://openalex.org/W2153040675","https://openalex.org/W2157024459","https://openalex.org/W2157218001","https://openalex.org/W2503774716","https://openalex.org/W2529312323","https://openalex.org/W2551325432","https://openalex.org/W2582368472","https://openalex.org/W2592562259","https://openalex.org/W2613396321","https://openalex.org/W2765454500","https://openalex.org/W2773387189","https://openalex.org/W2793799937","https://openalex.org/W2897374949","https://openalex.org/W2916748707","https://openalex.org/W2918813505","https://openalex.org/W2945625898","https://openalex.org/W2954865777","https://openalex.org/W2966167417","https://openalex.org/W2970993020","https://openalex.org/W2971831978","https://openalex.org/W2972696482","https://openalex.org/W2997250644","https://openalex.org/W2997259386","https://openalex.org/W2997923220","https://openalex.org/W2998002330","https://openalex.org/W3010874745","https://openalex.org/W3034899143","https://openalex.org/W3093486124","https://openalex.org/W3103339143","https://openalex.org/W3125552895","https://openalex.org/W3156408416","https://openalex.org/W6772314871","https://openalex.org/W6790178535","https://openalex.org/W6794261471"],"related_works":["https://openalex.org/W3186520623","https://openalex.org/W1901807635","https://openalex.org/W2963778543","https://openalex.org/W2559769120","https://openalex.org/W2517830798","https://openalex.org/W2329434788","https://openalex.org/W2168217865","https://openalex.org/W4297610477","https://openalex.org/W1789158442","https://openalex.org/W4212898802"],"abstract_inverted_index":{"Conventional":[0,62],"static":[1,73,141],"CMOS":[2,64,74,142],"design":[3,23],"employing":[4],"pull-up":[5],"and":[6,20,32,48,58,76,85,91,102,115],"pull-down":[7],"network":[8],"for":[9],"implementing":[10],"logic":[11,88],"functions":[12],"has":[13],"been":[14,113,120],"one":[15],"of":[16,140],"the":[17,26,95,138],"most":[18],"reliable":[19],"widely":[21],"used":[22],"techniques":[24],"over":[25],"years.":[27],"However,":[28],"high":[29,42,45],"input":[30,96],"impedance":[31],"transistor":[33,59,105],"count":[34,60],"remains":[35],"a":[36],"major":[37],"problem":[38],"which":[39],"result":[40],"in":[41,61,94],"silicon":[43],"area,":[44],"power":[46],"consumption":[47],"increased":[49],"delay.":[50],"This":[51],"research":[52],"focus":[53],"on":[54],"reducing":[55],"power,":[56],"delay":[57],"Static":[63],"based":[65,89],"4-bit":[66],"Carry":[67],"Look":[68],"Ahead":[69],"adder.":[70],"The":[71,129],"conventional":[72,123],"XOR":[75,90],"gates":[77,93],"are":[78],"replaced":[79],"by":[80],"Gate":[81],"Diffusion":[82],"Input":[83],"technique":[84],"Pass":[86],"Transistor":[87],"AND":[92],"side":[97],"to":[98,103],"enhance":[99],"performance":[100,117,134],"parameters":[101,118],"reduce":[104],"count.":[106],"Two":[107],"new":[108],"modified":[109],"CLA":[110],"adder":[111],"have":[112,119],"proposed":[114,130],"their":[116],"compared":[121],"with":[122],"circuit":[124],"using":[125],"Cadence":[126],"simulation":[127],"tools.":[128],"designs":[131],"showed":[132],"significant":[133],"improvement":[135],"while":[136],"keeping":[137],"advantages":[139],"Logic.":[143]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}