{"id":"https://openalex.org/W3093629403","doi":"https://doi.org/10.1109/icccnt49239.2020.9225643","title":"Optimization of Memory Oriented Network-on-Chip for FPGA","display_name":"Optimization of Memory Oriented Network-on-Chip for FPGA","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3093629403","doi":"https://doi.org/10.1109/icccnt49239.2020.9225643","mag":"3093629403"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt49239.2020.9225643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012821773","display_name":"Rohini N. Shelke","orcid":"https://orcid.org/0000-0002-2053-4785"},"institutions":[{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rohini Shelke","raw_affiliation_strings":["College of Engineering, Pune, India"],"affiliations":[{"raw_affiliation_string":"College of Engineering, Pune, India","institution_ids":["https://openalex.org/I878213199"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049767722","display_name":"Ranjit Sadakale","orcid":"https://orcid.org/0000-0001-6874-7993"},"institutions":[{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ranjit Sadakale","raw_affiliation_strings":["College of Engineering, Pune, India"],"affiliations":[{"raw_affiliation_string":"College of Engineering, Pune, India","institution_ids":["https://openalex.org/I878213199"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012821773"],"corresponding_institution_ids":["https://openalex.org/I878213199"],"apc_list":null,"apc_paid":null,"fwci":0.6167,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.715734,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8243417739868164},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6836354732513428},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6487932205200195},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6351815462112427},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5806741714477539},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5493974685668945},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4987800121307373},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4475661516189575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40190741419792175},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3866392970085144},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1390058696269989}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8243417739868164},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6836354732513428},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6487932205200195},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6351815462112427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5806741714477539},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5493974685668945},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4987800121307373},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4475661516189575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40190741419792175},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3866392970085144},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1390058696269989},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt49239.2020.9225643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1589309932","https://openalex.org/W1951015486","https://openalex.org/W2204870480","https://openalex.org/W2280215461","https://openalex.org/W2288699482","https://openalex.org/W2530509382","https://openalex.org/W2744562207","https://openalex.org/W2785317661","https://openalex.org/W2810784689","https://openalex.org/W2904370410","https://openalex.org/W2921614616","https://openalex.org/W2970567748","https://openalex.org/W2984236338","https://openalex.org/W3006571755","https://openalex.org/W3008899932","https://openalex.org/W3013310755","https://openalex.org/W6640939605"],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2885125400","https://openalex.org/W2135248929","https://openalex.org/W2092690310","https://openalex.org/W1493624592","https://openalex.org/W3190662310","https://openalex.org/W2798440551","https://openalex.org/W1507878993"],"abstract_inverted_index":{"In":[0,55],"this":[1,56,82],"paper":[2,57],"we":[3,36,64,94],"identify":[4],"that":[5,96],"by":[6,43],"the":[7,25,45,59,67,77,90],"bottleneck":[8],"link":[9],"interconnect":[10],"throughput":[11],"is":[12,73],"limited,":[13],"tons":[14],"of":[15,24,40,61,92],"files":[16],"gets":[17,33],"created":[18],"automatically":[19],"in":[20],"cache":[21,41,78],"and":[22,50,104],"speed":[23],"network":[26],"becomes":[27],"slow":[28],"down":[29],"also":[30],"sometimes":[31],"system":[32,99],"hang.":[34],"Hence":[35],"are":[37,65],"describing":[38],"Optimization":[39],"memory":[42],"analyzing":[44],"Network":[46],"on":[47],"chip":[48],"(NoC)":[49],"field":[51],"programmable":[52],"gate":[53],"array.":[54],"with":[58],"help":[60],"ring":[62],"topology":[63],"introducing":[66],"DWT.":[68],"Discrete":[69],"wavelet":[70],"Transform":[71],"(DWT)":[72],"used":[74],"to":[75],"compress":[76],"memory.":[79],"By":[80],"implementing":[81],"proposed":[83],"method":[84],"System":[85],"will":[86,100],"get":[87],"faster.":[88],"Using":[89],"terms":[91],"FPGA,":[93],"believe":[95],"our":[97],"implementation":[98],"provide":[101],"high":[102],"gain":[103],"less":[105],"intricacy.":[106]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}