{"id":"https://openalex.org/W3093783047","doi":"https://doi.org/10.1109/icccnt49239.2020.9225524","title":"Design of a High-Performance 2-bit Magnitude Comparator Using Hybrid Logic Style","display_name":"Design of a High-Performance 2-bit Magnitude Comparator Using Hybrid Logic Style","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3093783047","doi":"https://doi.org/10.1109/icccnt49239.2020.9225524","mag":"3093783047"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt49239.2020.9225524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039660993","display_name":"Afran Sorwar","orcid":null},"institutions":[{"id":"https://openalex.org/I157386601","display_name":"North South University","ror":"https://ror.org/05wdbfp45","country_code":"BD","type":"education","lineage":["https://openalex.org/I157386601"]}],"countries":["BD"],"is_corresponding":true,"raw_author_name":"Afran Sorwar","raw_affiliation_strings":["North South University, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"North South University, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I157386601"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079730493","display_name":"Elias Ahammad Sojib","orcid":null},"institutions":[{"id":"https://openalex.org/I157386601","display_name":"North South University","ror":"https://ror.org/05wdbfp45","country_code":"BD","type":"education","lineage":["https://openalex.org/I157386601"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Elias Ahammad Sojib","raw_affiliation_strings":["North South University, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"North South University, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I157386601"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042458927","display_name":"Md. Ashik Zafar Dipto","orcid":null},"institutions":[{"id":"https://openalex.org/I157386601","display_name":"North South University","ror":"https://ror.org/05wdbfp45","country_code":"BD","type":"education","lineage":["https://openalex.org/I157386601"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Md. Ashik Zafar Dipto","raw_affiliation_strings":["North South University, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"North South University, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I157386601"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084711621","display_name":"Md. Mostak Tahmid Rangon","orcid":null},"institutions":[{"id":"https://openalex.org/I91104401","display_name":"Northern University Bangladesh","ror":"https://ror.org/01jc1xp35","country_code":"BD","type":"education","lineage":["https://openalex.org/I91104401"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Md. Mostak Tahmid Rangon","raw_affiliation_strings":["Northern University Bangladesh, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"Northern University Bangladesh, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I91104401"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007288945","display_name":"Md. Sabbir Alam Chowdhury","orcid":null},"institutions":[{"id":"https://openalex.org/I157386601","display_name":"North South University","ror":"https://ror.org/05wdbfp45","country_code":"BD","type":"education","lineage":["https://openalex.org/I157386601"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Md. Sabbir Alam Chowdhury","raw_affiliation_strings":["North South University, Dhaka, Bangladesh"],"affiliations":[{"raw_affiliation_string":"North South University, Dhaka, Bangladesh","institution_ids":["https://openalex.org/I157386601"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067599844","display_name":"Abdul Hasib Siddique","orcid":"https://orcid.org/0000-0002-5122-7040"},"institutions":[{"id":"https://openalex.org/I91090688","display_name":"University of Science and Technology Chittagong","ror":"https://ror.org/00w9tx359","country_code":"BD","type":"education","lineage":["https://openalex.org/I91090688"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Abdul Hasib Siddique","raw_affiliation_strings":["University of Science and Technology, Chittagong, Bangladesh"],"affiliations":[{"raw_affiliation_string":"University of Science and Technology, Chittagong, Bangladesh","institution_ids":["https://openalex.org/I91090688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5039660993"],"corresponding_institution_ids":["https://openalex.org/I157386601"],"apc_list":null,"apc_paid":null,"fwci":0.6008,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.64119491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8829005360603333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6215054392814636},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6056056618690491},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5714055299758911},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5513800382614136},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5376471281051636},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5252820253372192},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5149546265602112},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4959662854671478},{"id":"https://openalex.org/keywords/magnitude","display_name":"Magnitude (astronomy)","score":0.47730839252471924},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44161728024482727},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.43214133381843567},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4166557192802429},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41489261388778687},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4110981822013855},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28041717410087585},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.18796855211257935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18181681632995605},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1637187898159027},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10008412599563599},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06952288746833801}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8829005360603333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6215054392814636},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6056056618690491},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5714055299758911},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5513800382614136},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5376471281051636},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5252820253372192},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5149546265602112},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4959662854671478},{"id":"https://openalex.org/C126691448","wikidata":"https://www.wikidata.org/wiki/Q2028919","display_name":"Magnitude (astronomy)","level":2,"score":0.47730839252471924},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44161728024482727},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43214133381843567},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4166557192802429},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41489261388778687},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4110981822013855},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28041717410087585},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.18796855211257935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18181681632995605},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1637187898159027},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10008412599563599},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06952288746833801},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt49239.2020.9225524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W98859305","https://openalex.org/W593092793","https://openalex.org/W1518236483","https://openalex.org/W1972913619","https://openalex.org/W1988098241","https://openalex.org/W2071116779","https://openalex.org/W2104880765","https://openalex.org/W2127696501","https://openalex.org/W2503774716","https://openalex.org/W2528642809","https://openalex.org/W2590700271","https://openalex.org/W2613396321","https://openalex.org/W2624633082","https://openalex.org/W2767063453","https://openalex.org/W2768420670","https://openalex.org/W2798021637","https://openalex.org/W2803057706","https://openalex.org/W2900484962","https://openalex.org/W2916748707","https://openalex.org/W2945625898","https://openalex.org/W2966167417","https://openalex.org/W2970993020","https://openalex.org/W2971831978","https://openalex.org/W2972696482","https://openalex.org/W2997250644","https://openalex.org/W2997259386","https://openalex.org/W2997923220","https://openalex.org/W2998002330","https://openalex.org/W3006844275","https://openalex.org/W3034899143","https://openalex.org/W3093486124","https://openalex.org/W3125552895","https://openalex.org/W3156408416","https://openalex.org/W3174540764","https://openalex.org/W6772314871","https://openalex.org/W6790178535","https://openalex.org/W6794261471"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2108396794","https://openalex.org/W2171566066","https://openalex.org/W1593138522","https://openalex.org/W127821896","https://openalex.org/W2118487491","https://openalex.org/W2580743037","https://openalex.org/W2167525841","https://openalex.org/W2112242076","https://openalex.org/W4242766712"],"abstract_inverted_index":{"Design":[0],"of":[1,54],"a":[2,88],"2-bit":[3,49],"binary":[4],"Magnitude":[5],"Comparator":[6],"(MC)":[7],"is":[8,30],"presented":[9],"in":[10,39,56,65,79],"this":[11,61],"research.":[12],"The":[13,28,47],"proposed":[14,48,82],"MC":[15,37,50,83,95],"has":[16],"been":[17,72],"designed":[18],"using":[19],"Conventional":[20],"CMOS":[21],"(CCMOS)":[22],"logic,":[23],"Pass":[24],"Transistor":[25],"Logic":[26],"(PTL).":[27],"design":[29],"simulated":[31],"along":[32],"with":[33],"5":[34],"other":[35],"existing":[36,94],"designs":[38],"order":[40],"to":[41,75,92],"carry":[42],"out":[43],"evaluation":[44],"and":[45,58],"comparison.":[46],"displayed":[51],"satisfactory":[52],"level":[53],"improvement":[55],"speed":[57],"power.":[59],"For":[60],"reason,":[62],"significant":[63,77],"enhancement":[64,78],"Power":[66],"Delay":[67],"Product":[68],"(PDP)":[69],"could":[70],"have":[71],"attained.":[73],"Due":[74],"the":[76,81,93],"performance,":[80],"can":[84],"be":[85],"considered":[86],"as":[87],"highly":[89],"effective":[90],"alternative":[91],"designs.":[96]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}