{"id":"https://openalex.org/W4233538641","doi":"https://doi.org/10.1109/iccad.2001.968646","title":"ASF: a practical simulation-based methodology for the synthesis of custom analog circuits","display_name":"ASF: a practical simulation-based methodology for the synthesis of custom analog circuits","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W4233538641","doi":"https://doi.org/10.1109/iccad.2001.968646"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2001.968646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2001.968646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038607048","display_name":"M.J. Krasnicki","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.J. Krasnicki","raw_affiliation_strings":["Texas Instruments Incorporated, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments Incorporated, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032879012","display_name":"R. Phelps","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Phelps","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054663553","display_name":"J.R. Hellums","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.R. Hellums","raw_affiliation_strings":["Texas Instruments Incorporated, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments Incorporated, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032507235","display_name":"M. McClung","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. McClung","raw_affiliation_strings":["Texas Instruments Incorporated, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments Incorporated, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008408555","display_name":"Rob A. Rutenbar","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.A. Rutenbar","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053898994","display_name":"L.R. Carley","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.R. Carley","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7525,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.9125489,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"350","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7531616687774658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6661087274551392},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6258425712585449},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.548440158367157},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5215132832527161},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5052517056465149},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4897206127643585},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4438019394874573},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4279368817806244},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4212288558483124},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4171423316001892},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.41002821922302246},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3829904794692993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2133459746837616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21184372901916504},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1494855284690857}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7531616687774658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6661087274551392},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6258425712585449},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.548440158367157},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5215132832527161},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5052517056465149},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4897206127643585},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4438019394874573},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4279368817806244},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4212288558483124},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4171423316001892},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.41002821922302246},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3829904794692993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2133459746837616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21184372901916504},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1494855284690857},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2001.968646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2001.968646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W151728848","https://openalex.org/W1526708691","https://openalex.org/W1993854438","https://openalex.org/W1999357165","https://openalex.org/W2024060531","https://openalex.org/W2029223910","https://openalex.org/W2038038283","https://openalex.org/W2053921661","https://openalex.org/W2085399494","https://openalex.org/W2100128641","https://openalex.org/W2106561609","https://openalex.org/W2120889849","https://openalex.org/W2122691518","https://openalex.org/W2144133630","https://openalex.org/W2145045474","https://openalex.org/W2147849504","https://openalex.org/W2148535958","https://openalex.org/W2155747840","https://openalex.org/W2156755011","https://openalex.org/W2171074980","https://openalex.org/W2432517183","https://openalex.org/W6682335217","https://openalex.org/W6683208499"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2295569708","https://openalex.org/W2042338187","https://openalex.org/W2081795747","https://openalex.org/W4321510758","https://openalex.org/W4242619554","https://openalex.org/W1964437486","https://openalex.org/W339514002"],"abstract_inverted_index":{"This":[0,69],"paper":[1],"describes":[2],"ASF,":[3],"a":[4,15,21,27,38,113,122],"novel":[5,123],"cell-level":[6],"analog":[7,50,70,80,97],"synthesis":[8,71],"framework":[9],"that":[10,63,127,155],"can":[11,108],"size":[12],"and":[13,26,33,43,60,91,98,104,107],"bias":[14],"given":[16],"circuit":[17,61],"topology":[18,103],"subject":[19],"to":[20,49,95,140],"set":[22],"of":[23,41,57,79],"performance":[24],"objectives":[25],"manufacturing":[28,67],"process.":[29],"To":[30],"manage":[31],"complexity":[32],"time-to-market,":[34],"SoC":[35],"designs":[36],"require":[37],"high":[39],"level":[40],"automation":[42],"reuse.":[44],"Digital":[45],"methodologies":[46],"are":[47],"inapplicable":[48],"IP,":[51],"which":[52],"relies":[53],"on":[54,157],"tight":[55],"control":[56],"low-level":[58],"device":[59],"properties":[62],"vary":[64],"widely":[65],"across":[66],"processes.":[68],"solution":[72,149],"automates":[73],"these":[74],"tedious,":[75],"technology":[76,105],"specific":[77],"aspects":[78],"design.":[81],"Unlike":[82],"previously":[83,152],"proposed":[84],"approaches,":[85],"ASF":[86,101,120,135],"extends":[87],"the":[88],"prevalent":[89],"\"schematic":[90],"SPICE\"":[92],"methodology":[93],"used":[94],"design":[96,117,143],"mixed-signal":[99],"circuits.":[100],"is":[102],"independent":[106],"be":[109],"easily":[110],"integrated":[111],"into":[112,132],"commercial":[114],"schematic":[115],"capture":[116],"environment.":[118],"Furthermore,":[119],"employs":[121],"numerical":[124],"optimization":[125,160],"formulation":[126],"incorporates":[128],"classical":[129],"downhill":[130],"techniques":[131],"stochastic":[133,159],"search.":[134],"consistently":[136],"produces":[137],"results":[138],"comparable":[139],"expert":[141],"manual":[142],"with":[144],"10/spl":[145],"times/":[146],"fewer":[147],"candidate":[148],"evaluations":[150],"than":[151],"published":[153],"approaches":[154],"rely":[156],"traditional":[158],"methods.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
