{"id":"https://openalex.org/W2032397369","doi":"https://doi.org/10.1109/icassp.1991.150555","title":"On mapping signal processing algorithms to a heterogeneous multiprocessor system","display_name":"On mapping signal processing algorithms to a heterogeneous multiprocessor system","publication_year":1991,"publication_date":"1991-01-01","ids":{"openalex":"https://openalex.org/W2032397369","doi":"https://doi.org/10.1109/icassp.1991.150555","mag":"2032397369"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1991.150555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1991.150555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"[Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035813027","display_name":"King-Wai Chow","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.-W. Chow","raw_affiliation_strings":["Princeton University, Princeton, NJ, USA","Princeton Univ, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Princeton Univ, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114378471","display_name":"B. Liu","orcid":"https://orcid.org/0000-0002-0721-8331"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Liu","raw_affiliation_strings":["Princeton University, Princeton, NJ, USA","Princeton Univ, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Princeton Univ, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":0.3482,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.59893993,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1585","last_page":"1588 vol.3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10551","display_name":"Scheduling and Optimization Algorithms","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8291796445846558},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7759093642234802},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.7724510431289673},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.6460889577865601},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6444773077964783},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6171945333480835},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5680421590805054},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5124378800392151},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5112118721008301},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5086551308631897},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.48633748292922974},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4656354486942291},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.42925646901130676},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41799771785736084},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.28272947669029236},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.17026737332344055},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13263186812400818},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.11172005534172058},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10414853692054749},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09125766158103943},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07639932632446289},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.07558420300483704},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0688459575176239}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8291796445846558},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7759093642234802},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.7724510431289673},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.6460889577865601},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6444773077964783},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6171945333480835},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5680421590805054},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5124378800392151},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5112118721008301},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5086551308631897},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.48633748292922974},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4656354486942291},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.42925646901130676},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41799771785736084},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.28272947669029236},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.17026737332344055},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13263186812400818},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.11172005534172058},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10414853692054749},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09125766158103943},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07639932632446289},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.07558420300483704},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0688459575176239},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1991.150555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1991.150555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"[Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W9419878","https://openalex.org/W2065689629","https://openalex.org/W2090189305","https://openalex.org/W2118287064","https://openalex.org/W2133241098"],"related_works":["https://openalex.org/W2051367001","https://openalex.org/W2170132667","https://openalex.org/W2283291034","https://openalex.org/W2158075784","https://openalex.org/W2360740901","https://openalex.org/W2021050177","https://openalex.org/W1733143018","https://openalex.org/W2105876736","https://openalex.org/W2374612118","https://openalex.org/W1923615342"],"abstract_inverted_index":{"The":[0,13,72],"implementation":[1],"of":[2,40],"signal":[3,14,21],"processing":[4,15],"algorithms":[5],"on":[6,68],"a":[7,19,38,77],"heterogeneous":[8],"multiprocessor":[9,28],"system":[10,29],"is":[11,24,44,48],"examined.":[12],"algorithm,":[16],"represented":[17],"as":[18],"directed":[20],"flow":[22],"graph,":[23],"mapped":[25],"to":[26],"the":[27,51,59,69,81],"for":[30],"execution.":[31],"A":[32],"heuristic":[33,61,73],"scheme":[34,62,66],"aimed":[35],"at":[36],"producing":[37],"schedule":[39],"minimum":[41],"execution":[42],"time":[43],"proposed.":[45],"Communication":[46],"overhead":[47],"incorporated":[49],"in":[50],"scheduling.":[52],"Simulation":[53],"results":[54,74],"are":[55],"presented":[56],"using":[57],"both":[58],"proposed":[60],"and":[63],"an":[64],"optimum":[65],"based":[67],"branch-and-bound":[70],"approach.":[71],"fall":[75],"within":[76],"reasonable":[78],"range":[79],"from":[80],"optimal":[82],"schedule.>":[83]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}