{"id":"https://openalex.org/W2188659076","doi":"https://doi.org/10.1109/ic3.2015.7346734","title":"Two phase sinusoidal power clocked quasi-static adiabatic logic families","display_name":"Two phase sinusoidal power clocked quasi-static adiabatic logic families","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2188659076","doi":"https://doi.org/10.1109/ic3.2015.7346734","mag":"2188659076"},"language":"en","primary_location":{"id":"doi:10.1109/ic3.2015.7346734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ic3.2015.7346734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Eighth International Conference on Contemporary Computing (IC3)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038665000","display_name":"P Sasipriya","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P. Sasipriya","raw_affiliation_strings":["School of Electrical Engineering, VIT University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, VIT University, Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030426808","display_name":"V. S. Kanchana Bhaaskaran","orcid":"https://orcid.org/0000-0002-3819-1952"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V.S. Kanchana Bhaaskaran","raw_affiliation_strings":["School of Electrical Engineering, VIT University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, VIT University, Chennai, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5038665000"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67593825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"36","issue":null,"first_page":"503","last_page":"508"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.8041967153549194},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7315841913223267},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.6615514159202576},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5772519111633301},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5607770085334778},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5342499613761902},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5216060876846313},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4975302517414093},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.47350838780403137},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4646316170692444},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4347284436225891},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37323933839797974},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3117815852165222},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26143956184387207},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.23950478434562683},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.22416505217552185}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.8041967153549194},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7315841913223267},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.6615514159202576},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5772519111633301},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5607770085334778},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5342499613761902},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5216060876846313},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4975302517414093},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.47350838780403137},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4646316170692444},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4347284436225891},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37323933839797974},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3117815852165222},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26143956184387207},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23950478434562683},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.22416505217552185},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ic3.2015.7346734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ic3.2015.7346734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Eighth International Conference on Contemporary Computing (IC3)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1544558177","https://openalex.org/W1833962500","https://openalex.org/W1974705175","https://openalex.org/W1994446366","https://openalex.org/W2041255146","https://openalex.org/W2045383911","https://openalex.org/W2059463062","https://openalex.org/W2062463873","https://openalex.org/W2085952730","https://openalex.org/W2099889623","https://openalex.org/W2101083985","https://openalex.org/W2109879410","https://openalex.org/W2122984966","https://openalex.org/W2129886330"],"related_works":["https://openalex.org/W2169842719","https://openalex.org/W2965791759","https://openalex.org/W2580743037","https://openalex.org/W2554253794","https://openalex.org/W2894573466","https://openalex.org/W1997869119","https://openalex.org/W2988242922","https://openalex.org/W3080459857","https://openalex.org/W2184476805","https://openalex.org/W2542337934"],"abstract_inverted_index":{"The":[0,20,104,139,160,192],"paper":[1],"presents":[2],"the":[3,28,38,48,51,60,68,71,78,85,88,91,97,107,135,144,151,164,188],"comprehensive":[4],"analysis":[5,105],"and":[6,129,131,153],"evaluation":[7],"of":[8,30,70,106,141,143,150,158,181],"static":[9,21,108,122,136,167,189],"adiabatic":[10,22,40,109,123,168],"logic":[11,23,110],"circuits":[12],"operated":[13],"by":[14,121],"two":[15],"phase":[16],"sinusoidal":[17],"clock":[18,155],"signals.":[19],"has":[24],"an":[25],"advantage":[26,43],"in":[27,32,67,74,148],"form":[29],"reduction":[31,172],"switching":[33],"energy":[34,171],"while":[35],"comparing":[36,132],"with":[37],"dynamic":[39],"logic.":[41],"This":[42],"is":[44,111,146],"realized":[45],"due":[46],"to":[47,83,175,184],"fact":[49],"that":[50,163],"discharging":[52],"operation":[53,186],"at":[54],"a":[55,65,114,178],"node":[56],"happens":[57,82],"only":[58],"when":[59],"input":[61,80],"signal":[62],"transition":[63],"demands":[64],"change":[66],"state":[69,81,95],"output.":[72],"Or":[73],"other":[75],"words,":[76],"if":[77],"next":[79],"be":[84],"same":[86],"as":[87],"present":[89],"state,":[90],"charged":[92],"output":[93],"nodal":[94],"remains":[96],"same,":[98],"without":[99],"undergoing":[100],"any":[101],"recovery":[102],"phase.":[103],"done":[112],"using":[113,197,201],"carry":[115],"look":[116],"ahead":[117],"adder":[118,169],"(CLA)":[119],"implemented":[120],"families,":[124],"namely,":[125],"QSERL,":[126],"CEPAL,":[127],"ASL":[128],"QSECRL":[130],"them":[133],"against":[134,187],"CMOS":[137,190],"counterpart.":[138],"performance":[140],"each":[142],"circuit":[145],"studied":[147],"terms":[149],"frequency":[152,179],"power":[154],"voltage":[156],"range":[157,180],"operation.":[159],"simulations":[161],"show":[162],"8-bit":[165],"CLA":[166],"realizes":[170],"from":[173,206],"45%":[174],"83%":[176],"over":[177],"100":[182],"KHz":[183],"500MHz":[185],"implementation.":[191],"analyses":[193],"were":[194],"carried":[195],"out":[196],"SPICE":[198],"EDA":[199],"tools":[200],"180":[202],"nm":[203],"technology":[204],"library":[205],"TSMC.":[207]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}