{"id":"https://openalex.org/W4415250892","doi":"https://doi.org/10.1109/hpec67600.2025.11196638","title":"Towards an Algorithm-based Approach for Soft Error Tolerance using Interval Arithmetic","display_name":"Towards an Algorithm-based Approach for Soft Error Tolerance using Interval Arithmetic","publication_year":2025,"publication_date":"2025-09-15","ids":{"openalex":"https://openalex.org/W4415250892","doi":"https://doi.org/10.1109/hpec67600.2025.11196638"},"language":"en","primary_location":{"id":"doi:10.1109/hpec67600.2025.11196638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec67600.2025.11196638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091539370","display_name":"Larry Tang","orcid":"https://orcid.org/0009-0000-7749-6196"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Larry Tang","raw_affiliation_strings":["Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101831327","display_name":"Varun Ravi Kumar","orcid":"https://orcid.org/0000-0002-8596-7629"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Varun Kumar","raw_affiliation_strings":["Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120024878","display_name":"Matthew Ngaw","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew Ngaw","raw_affiliation_strings":["Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017613007","display_name":"Siddharth S. Singh","orcid":"https://orcid.org/0009-0008-0844-8877"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siddharth Singh","raw_affiliation_strings":["Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120024879","display_name":"Devdutt Nadkarni","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Devdutt Nadkarni","raw_affiliation_strings":["Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120024880","display_name":"Lohith Tummala","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lohith Tummala","raw_affiliation_strings":["Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000377660","display_name":"Ken Mai","orcid":"https://orcid.org/0000-0002-9096-8757"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ken Mai","raw_affiliation_strings":["Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062806943","display_name":"Franz Franchetti","orcid":"https://orcid.org/0000-0002-3529-8973"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Franz Franchetti","raw_affiliation_strings":["Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Department of Electrical and Computer Engineering,Pittsburgh,PA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5091539370"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.32136042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9807000160217285,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8519999980926514},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.8317000269889832},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8097000122070312},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6208999752998352},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5669999718666077},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5472999811172485},{"id":"https://openalex.org/keywords/interval-arithmetic","display_name":"Interval arithmetic","score":0.5249999761581421},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.49559998512268066},{"id":"https://openalex.org/keywords/saturation-arithmetic","display_name":"Saturation arithmetic","score":0.46939998865127563}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8519999980926514},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.8317000269889832},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8097000122070312},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6208999752998352},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5712000131607056},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5669999718666077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.566100001335144},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5472999811172485},{"id":"https://openalex.org/C191252586","wikidata":"https://www.wikidata.org/wiki/Q1671453","display_name":"Interval arithmetic","level":3,"score":0.5249999761581421},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.49559998512268066},{"id":"https://openalex.org/C182775192","wikidata":"https://www.wikidata.org/wiki/Q913725","display_name":"Saturation arithmetic","level":3,"score":0.46939998865127563},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39750000834465027},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.37279999256134033},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.3637999892234802},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3612000048160553},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3598000109195709},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.35030001401901245},{"id":"https://openalex.org/C2778067643","wikidata":"https://www.wikidata.org/wiki/Q166507","display_name":"Interval (graph theory)","level":2,"score":0.3499999940395355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3481000065803528},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.34060001373291016},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.3352000117301941},{"id":"https://openalex.org/C32049820","wikidata":"https://www.wikidata.org/wiki/Q319400","display_name":"Modular arithmetic","level":3,"score":0.33090001344680786},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3131999969482422},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.30880001187324524},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3061000108718872},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.30320000648498535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3019999861717224},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.29760000109672546},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2851000130176544},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.274399995803833},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2711000144481659},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27079999446868896},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.25690001249313354},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.25450000166893005},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.25440001487731934}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec67600.2025.11196638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec67600.2025.11196638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1580809199","https://openalex.org/W1967900225","https://openalex.org/W1996708669","https://openalex.org/W2042544282","https://openalex.org/W2062470986","https://openalex.org/W2083613288","https://openalex.org/W2107740459","https://openalex.org/W2125139996","https://openalex.org/W2128511938","https://openalex.org/W2151984682","https://openalex.org/W2158612529","https://openalex.org/W2168650271","https://openalex.org/W2226528584","https://openalex.org/W2412349256","https://openalex.org/W2595625343","https://openalex.org/W2898200251","https://openalex.org/W3014034225","https://openalex.org/W3113196971","https://openalex.org/W3124926177","https://openalex.org/W3136820792","https://openalex.org/W3171842021","https://openalex.org/W3206892724","https://openalex.org/W4220734608","https://openalex.org/W4308090249","https://openalex.org/W4390280278"],"related_works":[],"abstract_inverted_index":{"Soft":[0],"errors":[1],"pose":[2],"a":[3,51,115,120,127,134],"critical":[4],"reliability":[5,47],"concern":[6],"for":[7,54,112],"modern":[8,36],"electronics":[9],"both":[10],"in":[11,34,72,84,133,146],"space":[12],"and":[13,46,100,119,137],"terrestrial":[14],"applications.":[15],"The":[16],"traditional":[17],"hardware":[18,55,116],"redundancy":[19,25,29,56,83],"approaches":[20],"such":[21],"as":[22],"triple":[23],"modular":[24,28],"or":[26],"dual":[27],"introduce":[30],"significant":[31],"overheads,":[32],"especially":[33],"large":[35],"SoCs":[37],"which":[38],"must":[39],"consider":[40],"tradeoffs":[41],"between":[42],"power,":[43],"performance,":[44],"area,":[45],"requirements.":[48],"We":[49,108],"propose":[50,76],"new":[52],"approach":[53],"based":[57],"on":[58],"the":[59,73,94,105,110,125],"ideas":[60],"behind":[61],"algorithm-based":[62],"fault":[63],"tolerance":[64],"(ABFT).":[65],"Rather":[66],"than":[67],"replicating":[68],"entire":[69],"logic":[70],"modules":[71],"design,":[74],"we":[75],"using":[77],"floating-point":[78],"interval":[79,98],"arithmetic":[80,99],"to":[81,142],"realize":[82],"computational":[85],"datapaths.":[86],"Error":[87],"detection":[88],"is":[89,131],"then":[90],"performed":[91],"by":[92,97],"leveraging":[93],"guarantees":[95],"provided":[96],"forward":[101],"error":[102],"analysis":[103],"of":[104,114],"specific":[106],"algorithm.":[107],"demonstrate":[109,140],"technique":[111],"protection":[113],"FFT":[117],"datapath":[118],"systolic":[121],"array.":[122],"To":[123],"evaluate":[124],"approach,":[126],"silicon":[128],"test":[129],"chip":[130],"fabricated":[132],"28nm":[135],"process":[136],"post-PnR/simulation":[138],"results":[139],"up":[141],"2-3":[143],"times":[144],"savings":[145],"area.":[147]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-16T00:00:00"}