{"id":"https://openalex.org/W3115074364","doi":"https://doi.org/10.1109/hpec43674.2020.9286228","title":"Denial of Service in CPU-GPU Heterogeneous Architectures","display_name":"Denial of Service in CPU-GPU Heterogeneous Architectures","publication_year":2020,"publication_date":"2020-09-22","ids":{"openalex":"https://openalex.org/W3115074364","doi":"https://doi.org/10.1109/hpec43674.2020.9286228","mag":"3115074364"},"language":"en","primary_location":{"id":"doi:10.1109/hpec43674.2020.9286228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec43674.2020.9286228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020805029","display_name":"Hao Wen","orcid":"https://orcid.org/0000-0002-1424-9910"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hao Wen","raw_affiliation_strings":["Virginia Commonwealth University, Richmond, VA"],"affiliations":[{"raw_affiliation_string":"Virginia Commonwealth University, Richmond, VA","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Virginia Commonwealth University, Richmond, VA"],"affiliations":[{"raw_affiliation_string":"Virginia Commonwealth University, Richmond, VA","institution_ids":["https://openalex.org/I184840846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020805029"],"corresponding_institution_ids":["https://openalex.org/I184840846"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19033101,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8131283521652222},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.7267009019851685},{"id":"https://openalex.org/keywords/cpu-shielding","display_name":"CPU shielding","score":0.7039985656738281},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5718069672584534},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.530580461025238},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5298616290092468},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45544010400772095},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3282831311225891},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3135601580142975},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.203078955411911}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8131283521652222},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.7267009019851685},{"id":"https://openalex.org/C180613757","wikidata":"https://www.wikidata.org/wiki/Q5013757","display_name":"CPU shielding","level":3,"score":0.7039985656738281},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5718069672584534},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.530580461025238},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5298616290092468},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45544010400772095},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3282831311225891},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3135601580142975},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.203078955411911}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpec43674.2020.9286228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec43674.2020.9286228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1852846205","display_name":null,"funder_award_id":"CNS-1421577","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W150733230","https://openalex.org/W1504046403","https://openalex.org/W2080592089","https://openalex.org/W2105572195","https://openalex.org/W2116271549","https://openalex.org/W2129816520","https://openalex.org/W2896248399","https://openalex.org/W2909255767","https://openalex.org/W4244320837","https://openalex.org/W6606137640","https://openalex.org/W6630265792","https://openalex.org/W6677278136","https://openalex.org/W6679004590","https://openalex.org/W6757855088"],"related_works":["https://openalex.org/W2387982802","https://openalex.org/W1896942098","https://openalex.org/W1991061790","https://openalex.org/W2088078730","https://openalex.org/W2400763249","https://openalex.org/W1482063109","https://openalex.org/W2043940072","https://openalex.org/W2254409681","https://openalex.org/W2803934143","https://openalex.org/W2033171136"],"abstract_inverted_index":{"Unlike":[0],"the":[1,26,31,57],"traditional":[2],"CPU-GPU":[3,19],"heterogeneous":[4,18],"architecture":[5],"where":[6],"CPU":[7,22,48],"and":[8,13,23,29,39,49,63],"GPU":[9,24,50],"have":[10],"separate":[11],"DRAM":[12],"memory":[14],"address":[15],"space,":[16],"current":[17],"architectures":[20],"integrate":[21],"in":[25,67],"same":[27,32],"die":[28],"share":[30],"last":[33],"level":[34],"cache":[35],"(LLC),":[36],"on-chip":[37,64],"network":[38],"memory.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44],"demonstrate":[45],"that":[46],"both":[47],"applications":[51],"can":[52],"maliciously":[53],"or":[54],"unintentionally":[55],"monopolize":[56],"shared":[58],"resource":[59],"such":[60],"as":[61],"LLC":[62],"interconnection,":[65],"resulting":[66],"significant":[68],"performance":[69],"loss":[70],"to":[71],"each":[72],"other.":[73]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}