{"id":"https://openalex.org/W2029542262","doi":"https://doi.org/10.1109/hpcsim.2014.6903758","title":"Cyfield-RISP: An OpenCL-generated processor for reconfigurable hardware","display_name":"Cyfield-RISP: An OpenCL-generated processor for reconfigurable hardware","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2029542262","doi":"https://doi.org/10.1109/hpcsim.2014.6903758","mag":"2029542262"},"language":"en","primary_location":{"id":"doi:10.1109/hpcsim.2014.6903758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2014.6903758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108302310","display_name":"J\u00f6rn Hoffmann","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jorn Hoffmann","raw_affiliation_strings":["Xceeth technologies, Leipzig, Germany","xceeth technologies, D-04159 Leipzig, Germany"],"affiliations":[{"raw_affiliation_string":"Xceeth technologies, Leipzig, Germany","institution_ids":[]},{"raw_affiliation_string":"xceeth technologies, D-04159 Leipzig, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008688775","display_name":"Martin Bogdan","orcid":"https://orcid.org/0000-0002-6455-127X"},"institutions":[{"id":"https://openalex.org/I926574661","display_name":"Leipzig University","ror":"https://ror.org/03s7gtk40","country_code":"DE","type":"education","lineage":["https://openalex.org/I926574661"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Bogdan","raw_affiliation_strings":["Dept. of Computer Engineering, Universit\u00e4t Leipzig, Leipzig, Germany","Dept. of Computer Engineering, Universit\u00e4t Leipzig, PF 100920, D-04009, Germany"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Universit\u00e4t Leipzig, Leipzig, Germany","institution_ids":["https://openalex.org/I926574661"]},{"raw_affiliation_string":"Dept. of Computer Engineering, Universit\u00e4t Leipzig, PF 100920, D-04009, Germany","institution_ids":["https://openalex.org/I926574661"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108302310"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08420784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"703","last_page":"706"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8765758275985718},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7194889187812805},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6481534242630005},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6356496810913086},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6170176267623901},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6163212656974792},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6014200448989868},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4729454517364502},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4367194175720215},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4122001528739929},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3584260940551758},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3214481472969055},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15587374567985535},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11829432845115662}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8765758275985718},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7194889187812805},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6481534242630005},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6356496810913086},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6170176267623901},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6163212656974792},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6014200448989868},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4729454517364502},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4367194175720215},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4122001528739929},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3584260940551758},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3214481472969055},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15587374567985535},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11829432845115662},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpcsim.2014.6903758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcsim.2014.6903758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on High Performance Computing & Simulation (HPCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W563074938","https://openalex.org/W1963863686","https://openalex.org/W1970032753","https://openalex.org/W2122168551","https://openalex.org/W2131355383","https://openalex.org/W2145429730","https://openalex.org/W2146411490","https://openalex.org/W2171429297","https://openalex.org/W4246166885"],"related_works":["https://openalex.org/W2768256330","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W1998013902","https://openalex.org/W2160474882","https://openalex.org/W121182129","https://openalex.org/W2550108858","https://openalex.org/W4247993032","https://openalex.org/W2120424507"],"abstract_inverted_index":{"Automated":[0],"generation":[1,99],"of":[2,55,100,124],"hardware":[3],"circuits":[4],"from":[5],"programming":[6],"languages":[7],"is":[8,17,33,49,72,127],"a":[9,58,111],"highly":[10],"investigated":[11],"research":[12],"field.":[13],"The":[14,30,69],"primary":[15],"purpose":[16],"to":[18,24,38,50,57,64,86],"reduce":[19],"the":[20,27,36,52,73,88,97,122,125],"development":[21],"effort":[22],"and":[23,117],"speed":[25],"up":[26,66],"user":[28],"application.":[29],"present":[31],"work":[32],"inspired":[34],"by":[35],"methodology":[37],"generate":[39],"an":[40,92],"accelerator":[41],"for":[42,91],"spiking":[43],"neural":[44,67],"networks":[45],"(SNN).":[46],"Our":[47],"approach":[48],"map":[51],"loop-parallel":[53],"kernels":[54],"OpenCL":[56,93],"field":[59],"programmable":[60],"gate":[61],"array":[62],"(FPGA)":[63],"boost":[65],"computations.":[68],"key":[70],"element":[71],"Cyfield":[74],"meta-compiler.":[75],"It":[76],"generates":[77],"instruction":[78],"set":[79],"processor":[80],"(RISP)":[81],"cores":[82],"that":[83,102,121],"are":[84],"tailored":[85],"provide":[87],"minimum":[89],"functionality":[90],"program.":[94],"This":[95],"simplifies":[96],"automatic":[98],"processors":[101],"perform":[103],"platform":[104],"independent":[105],"C-like":[106],"sequential":[107],"program":[108],"statements":[109],"in":[110],"massive":[112],"parallel":[113],"fashion.":[114],"First":[115],"synthesis":[116],"benchmark":[118],"results":[119],"show":[120],"performance":[123],"architecture":[126],"scalable.":[128]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}