{"id":"https://openalex.org/W2027913624","doi":"https://doi.org/10.1109/hpcs.2010.5547134","title":"Reducing memory requirements of stream programs by graph transformations","display_name":"Reducing memory requirements of stream programs by graph transformations","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2027913624","doi":"https://doi.org/10.1109/hpcs.2010.5547134","mag":"2027913624"},"language":"en","primary_location":{"id":"doi:10.1109/hpcs.2010.5547134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs.2010.5547134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on High Performance Computing & Simulation","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00551584/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101425360","display_name":"Pablo de Oliveira Castro","orcid":"https://orcid.org/0000-0001-9007-6145"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210085861","display_name":"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies","ror":"https://ror.org/000dbcc61","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210085861","https://openalex.org/I4210117989"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Pablo de Oliveira Castro","raw_affiliation_strings":["LIST, Embedded Real Time Systems Laboratory, CEA, Gif-sur-Yvette, France","LIST (CEA) - Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies (DRT/LIST\r\nNano-INNOV\r\nAvenue de la Vauve\r\n91120 Palaiseau\r\n - France)"],"affiliations":[{"raw_affiliation_string":"LIST, Embedded Real Time Systems Laboratory, CEA, Gif-sur-Yvette, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861"]},{"raw_affiliation_string":"LIST (CEA) - Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies (DRT/LIST\r\nNano-INNOV\r\nAvenue de la Vauve\r\n91120 Palaiseau\r\n - France)","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047248501","display_name":"St\u00e9phane Louise","orcid":"https://orcid.org/0000-0003-4604-6453"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210085861","display_name":"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies","ror":"https://ror.org/000dbcc61","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210085861","https://openalex.org/I4210117989"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Stephane Louise","raw_affiliation_strings":["LIST, Embedded Real Time Systems Laboratory, CEA, Gif-sur-Yvette, France","LIST (CEA) - Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies (DRT/LIST\r\nNano-INNOV\r\nAvenue de la Vauve\r\n91120 Palaiseau\r\n - France)"],"affiliations":[{"raw_affiliation_string":"LIST, Embedded Real Time Systems Laboratory, CEA, Gif-sur-Yvette, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861"]},{"raw_affiliation_string":"LIST (CEA) - Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies (DRT/LIST\r\nNano-INNOV\r\nAvenue de la Vauve\r\n91120 Palaiseau\r\n - France)","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030777320","display_name":"Denis Barthou","orcid":"https://orcid.org/0009-0000-8547-5395"},"institutions":[{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210142254","display_name":"Laboratoire Bordelais de Recherche en Informatique","ror":"https://ror.org/03adqg323","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210142254","https://openalex.org/I4210159245","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Denis Barthou","raw_affiliation_strings":["Labri, INRIA, University of Bordeaux 1, Talence, France","RUNTIME - Efficient runtime systems for parallel architectures (Inria Bordeaux - France)","LaBRI - Laboratoire Bordelais de Recherche en Informatique (Domaine Universitaire 351, cours de la Lib\u00e9ration 33405 Talence Cedex - France)"],"affiliations":[{"raw_affiliation_string":"Labri, INRIA, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I15057530","https://openalex.org/I4210160189","https://openalex.org/I4210142254"]},{"raw_affiliation_string":"RUNTIME - Efficient runtime systems for parallel architectures (Inria Bordeaux - France)","institution_ids":[]},{"raw_affiliation_string":"LaBRI - Laboratoire Bordelais de Recherche en Informatique (Domaine Universitaire 351, cours de la Lib\u00e9ration 33405 Talence Cedex - France)","institution_ids":["https://openalex.org/I4210142254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101425360"],"corresponding_institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861"],"apc_list":null,"apc_paid":null,"fwci":1.2798,"has_fulltext":true,"cited_by_count":15,"citation_normalized_percentile":{"value":0.81043233,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8686885833740234},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7983839511871338},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6319594383239746},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.5352576375007629},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.4895966649055481},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.430310994386673},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4204448163509369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40022480487823486},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2212141454219818},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.20218616724014282},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.15137475728988647}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8686885833740234},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7983839511871338},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6319594383239746},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.5352576375007629},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.4895966649055481},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.430310994386673},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4204448163509369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40022480487823486},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2212141454219818},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.20218616724014282},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.15137475728988647},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/hpcs.2010.5547134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcs.2010.5547134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on High Performance Computing & Simulation","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00551584v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00551584","pdf_url":"https://hal.science/hal-00551584/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International IEEE Conference on High Performance Computing and Simulation, Jun 2011, Caen, France. p171-180, ⟨10.1109/HPCS.2010.5547134⟩","raw_type":"Conference papers"},{"id":"pmh:oai:oskar-bordeaux.fr:20.500.12278/198145","is_oa":false,"landing_page_url":"https://oskar-bordeaux.fr/handle/20.500.12278/198145","pdf_url":null,"source":{"id":"https://openalex.org/S4306402569","display_name":"Oskar-Bordeaux (Universite de Bordeaux)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International IEEE Conference on High Performance Computing and Simulation","raw_type":"Communication dans un congr\u00e8s"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00551584v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00551584","pdf_url":"https://hal.science/hal-00551584/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International IEEE Conference on High Performance Computing and Simulation, Jun 2011, Caen, France. p171-180, ⟨10.1109/HPCS.2010.5547134⟩","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2027913624.pdf","grobid_xml":"https://content.openalex.org/works/W2027913624.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1568192366","https://openalex.org/W1594079456","https://openalex.org/W1913295208","https://openalex.org/W2014030742","https://openalex.org/W2070232376","https://openalex.org/W2070385897","https://openalex.org/W2087327214","https://openalex.org/W2115321789","https://openalex.org/W2118208615","https://openalex.org/W2120431055","https://openalex.org/W2123358761","https://openalex.org/W2125658777","https://openalex.org/W2134408405","https://openalex.org/W2149281234","https://openalex.org/W2151406013","https://openalex.org/W2159456929","https://openalex.org/W2165973617","https://openalex.org/W2179825846","https://openalex.org/W2243212299","https://openalex.org/W2731537206","https://openalex.org/W2737734763","https://openalex.org/W6635778088","https://openalex.org/W6681843270"],"related_works":["https://openalex.org/W2348165886","https://openalex.org/W1862215007","https://openalex.org/W1985673483","https://openalex.org/W1591980797","https://openalex.org/W2103021426","https://openalex.org/W1985775997","https://openalex.org/W1982120363","https://openalex.org/W2003657881","https://openalex.org/W2762054715","https://openalex.org/W2527777632"],"abstract_inverted_index":{"Stream":[0],"languages":[1],"explicitly":[2],"describe":[3],"fork-join":[4],"parallelism":[5],"and":[6,82],"pipelines,":[7],"offering":[8],"a":[9,40,74,92,99],"powerful":[10],"programming":[11],"model":[12],"for":[13],"many-core":[14],"Multi-Processor":[15],"Systems":[16],"on":[17,53,91],"Chip":[18],"(MPSoC).":[19],"In":[20,35],"an":[21,56],"embedded":[22],"resource-constrained":[23],"system,":[24],"adapting":[25],"stream":[26,51],"programs":[27,52],"to":[28,43,49,114],"fit":[29],"memory":[30,46,68,112],"requirements":[31],"is":[32,80],"particularly":[33],"important.":[34],"this":[36],"paper":[37],"we":[38],"present":[39],"new":[41],"approach":[42,105],"reduce":[44],"the":[45,62,77,86,108],"footprint":[47],"required":[48,113],"run":[50,115],"MPSoC.":[54],"Through":[55],"exploration":[57,78],"of":[58,88,94,111,117],"equivalent":[59],"program":[60,72],"variants,":[61],"method":[63,90],"selects":[64],"parallel":[65],"code":[66],"minimizing":[67],"consumption.":[69],"For":[70],"large":[71],"instances,":[73],"heuristic":[75],"accelerating":[76],"phase":[79],"proposed":[81],"evaluated.":[83],"We":[84],"demonstrate":[85],"interest":[87],"our":[89,104],"panel":[93],"ten":[95],"significant":[96],"benchmarks.":[97],"Using":[98],"multi-core":[100],"modulo":[101],"scheduling":[102],"technique,":[103],"lowers":[106],"considerably":[107],"minimal":[109],"amount":[110],"seven":[116],"these":[118],"benchmarks":[119],"while":[120],"preserving":[121],"throughput.":[122]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-03-25T14:56:36.534964","created_date":"2025-10-10T00:00:00"}