{"id":"https://openalex.org/W7133547699","doi":"https://doi.org/10.1109/hpca68181.2026.11408518","title":"FACE: Fully Overlapped PD Scheduling and Multi-Level Architecture Co-Exploration on Wafer","display_name":"FACE: Fully Overlapped PD Scheduling and Multi-Level Architecture Co-Exploration on Wafer","publication_year":2026,"publication_date":"2026-01-31","ids":{"openalex":"https://openalex.org/W7133547699","doi":"https://doi.org/10.1109/hpca68181.2026.11408518"},"language":null,"primary_location":{"id":"doi:10.1109/hpca68181.2026.11408518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca68181.2026.11408518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5128072741","display_name":"Zheng Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zheng Xu","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108940931","display_name":"Dehao Kong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dehao Kong","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100383758","display_name":"Jiaxin Liu","orcid":"https://orcid.org/0000-0001-9204-3988"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaxin Liu","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102699169","display_name":"Dingcheng Jiang","orcid":"https://orcid.org/0009-0004-4379-694X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dingcheng Jiang","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068474760","display_name":"Xu Dai","orcid":"https://orcid.org/0000-0002-9617-7681"},"institutions":[{"id":"https://openalex.org/I4210100255","display_name":"Beijing Academy of Artificial Intelligence","ror":"https://ror.org/016a74861","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210100255"]},{"id":"https://openalex.org/I4391012619","display_name":"Shanghai Artificial Intelligence Laboratory","ror":"https://ror.org/03wkvpx79","country_code":null,"type":"facility","lineage":["https://openalex.org/I4391012619"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Dai","raw_affiliation_strings":["Shanghai Artificial Intelligence Laboratory,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"Shanghai Artificial Intelligence Laboratory,Shanghai,China,200433","institution_ids":["https://openalex.org/I4391012619","https://openalex.org/I4210100255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070641802","display_name":"Jinyi Deng","orcid":"https://orcid.org/0000-0001-8666-8463"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinyi Deng","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068155662","display_name":"Yuanming Hu","orcid":"https://orcid.org/0000-0002-1136-9909"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Hu","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078843314","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0002-8438-8588"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5128072741"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.40882862,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.40059998631477356,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.40059998631477356,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.14990000426769257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.09539999812841415,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5541999936103821},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.38119998574256897},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.31839999556541443},{"id":"https://openalex.org/keywords/job-shop-scheduling","display_name":"Job shop scheduling","score":0.3066999912261963}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5835999846458435},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5541999936103821},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.38119998574256897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3343000113964081},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32589998841285706},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.31839999556541443},{"id":"https://openalex.org/C55416958","wikidata":"https://www.wikidata.org/wiki/Q6206757","display_name":"Job shop scheduling","level":3,"score":0.3066999912261963},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28780001401901245},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.24729999899864197},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.24220000207424164}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca68181.2026.11408518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca68181.2026.11408518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44394806027412415}],"awards":[{"id":"https://openalex.org/G1187591493","display_name":null,"funder_award_id":"2022ZD0115200","funder_id":"https://openalex.org/F4320329860","funder_display_name":"National Science and Technology Major Project"},{"id":"https://openalex.org/G4029649400","display_name":null,"funder_award_id":"62502255,62125403,U24A20234,92464302,U24B20164","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G547783245","display_name":null,"funder_award_id":"BK20243042","funder_id":"https://openalex.org/F4320322769","funder_display_name":"Natural Science Foundation of Jiangsu Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"},{"id":"https://openalex.org/F4320322769","display_name":"Natural Science Foundation of Jiangsu Province","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320329777","display_name":"Beijing National Research Center For Information Science And Technology","ror":null},{"id":"https://openalex.org/F4320329860","display_name":"National Science and Technology Major Project","ror":null},{"id":"https://openalex.org/F4320333617","display_name":"Beijing Advanced Innovation Center for Imaging Technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W2010202670","https://openalex.org/W2069552454","https://openalex.org/W2442974303","https://openalex.org/W2515277349","https://openalex.org/W2605347906","https://openalex.org/W2749199255","https://openalex.org/W2794478957","https://openalex.org/W2929862812","https://openalex.org/W2980104813","https://openalex.org/W2980200167","https://openalex.org/W2997929983","https://openalex.org/W3016212306","https://openalex.org/W3032324753","https://openalex.org/W3102790199","https://openalex.org/W3108032709","https://openalex.org/W3135807226","https://openalex.org/W3182615510","https://openalex.org/W3187788856","https://openalex.org/W3188178661","https://openalex.org/W3192336523","https://openalex.org/W3192636176","https://openalex.org/W3193212547","https://openalex.org/W3200652633","https://openalex.org/W3211730428","https://openalex.org/W4214872543","https://openalex.org/W4288083528","https://openalex.org/W4297097318","https://openalex.org/W4297097426","https://openalex.org/W4381886086","https://openalex.org/W4385525225","https://openalex.org/W4387321091","https://openalex.org/W4392567268","https://openalex.org/W4393592481","https://openalex.org/W4394805411","https://openalex.org/W4395020691","https://openalex.org/W4404955085","https://openalex.org/W4405220108","https://openalex.org/W4408903522","https://openalex.org/W4410582532","https://openalex.org/W4410583083","https://openalex.org/W4411453026","https://openalex.org/W4411486243","https://openalex.org/W4411486513","https://openalex.org/W4411486537","https://openalex.org/W4411486567","https://openalex.org/W4411688558","https://openalex.org/W4413755464","https://openalex.org/W4415792806","https://openalex.org/W4415797154","https://openalex.org/W4415797413","https://openalex.org/W7133211372","https://openalex.org/W7133227460"],"related_works":[],"abstract_inverted_index":{"The":[0],"rapid":[1],"expansion":[2],"of":[3,31,110,175,216],"large":[4],"language":[5],"models":[6,222],"(LLMs)":[7],"parameter":[8],"scales":[9],"imposes":[10],"unprecedented":[11,53],"demands":[12],"on":[13,233],"compute,":[14],"memory,":[15],"and":[16,33,71,79,86,113,145,153,164,171,190,223],"communication":[17,39],"resources":[18,125],"for":[19,93,140],"inference":[20],"deployment.":[21],"Wafer-scale":[22],"chips,":[23,177],"leveraging":[24],"advanced":[25],"packaging":[26],"technologies,":[27],"deliver":[28],"high-density":[29],"integration":[30],"compute":[32],"memory":[34],"with":[35],"high":[36,172],"die-to-die":[37],"(D2D)":[38],"bandwidth,":[40],"providing":[41],"a":[42,64,137,151],"compelling":[43],"architectural":[44,58],"approach":[45],"to":[46,105,120,158,199,226],"satisfy":[47],"these":[48,132],"resource":[49,197],"requirements.":[50],"However,":[51],"its":[52],"chip":[54],"area":[55],"introduces":[56],"significant":[57],"design":[59,77],"complexities.":[60],"Waferscale":[61],"chips":[62,112],"feature":[63],"multi-level":[65,143],"architecture":[66,144,163],"spanning":[67],"the":[68,108,161,168,227],"wafer,":[69],"die,":[70],"core":[72],"levels,":[73],"involving":[74],"numerous":[75],"critical":[76],"parameters":[78],"trade-offs,":[80],"which":[81],"still":[82],"lack":[83],"systematic":[84],"understanding":[85],"exploration.":[87],"Moreover,":[88],"this":[89],"poses":[90],"major":[91],"challenges":[92],"LLM":[94,181,201,221,230],"serving":[95,146,231],"scheduling.":[96,147],"Existing":[97],"methods,":[98],"largely":[99],"adapted":[100],"from":[101],"GPUbased":[102],"systems,":[103],"fail":[104],"fully":[106,186],"leverage":[107],"advantages":[109],"waferscale":[111],"mitigate":[114],"their":[115],"limitations,":[116],"making":[117],"it":[118],"difficult":[119],"efficiently":[121],"translate":[122],"massive":[123],"hardware":[124,156,196],"into":[126],"actual":[127],"performance":[128,214],"gains.":[129],"To":[130],"address":[131],"challenges,":[133],"we":[134],"introduce":[135],"FACE,":[136],"coexploration":[138],"framework":[139],"jointly":[141],"optimizing":[142],"We":[148],"first":[149],"establish":[150],"flexible":[152],"extensible":[154],"wafer-scale":[155,176,234],"template":[157],"systematically":[159],"explore":[160],"optimal":[162],"micro-architecture":[165],"parameters.":[166],"Leveraging":[167],"fine-grained":[169],"control":[170],"interconnect":[173],"bandwidth":[174],"FACE":[178,208],"implements":[179],"an":[180,211],"scheduling":[182],"strategy":[183],"that":[184,207],"achieves":[185],"overlapped":[187],"prefill-decode":[188],"execution":[189],"efficient":[191],"KV":[192],"cache":[193],"management,":[194],"maximizing":[195],"utilization":[198],"improve":[200],"service":[202],"quality.":[203],"Our":[204],"evaluation":[205],"demonstrates":[206],"can":[209],"achieve":[210],"average":[212],"overall":[213],"improvement":[215],"3.68":[217],"\u00d7":[218],"across":[219],"various":[220],"datasets":[224],"compared":[225],"state-of-the-art":[228],"(SOTA)":[229],"system":[232],"chips.":[235]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2026-03-05T00:00:00"}