{"id":"https://openalex.org/W7133524888","doi":"https://doi.org/10.1109/hpca68181.2026.11408459","title":"A PN-Free Digital 3-SAT Accelerator Using Crossbar Architecture and Frequency-Controlled Counters","display_name":"A PN-Free Digital 3-SAT Accelerator Using Crossbar Architecture and Frequency-Controlled Counters","publication_year":2026,"publication_date":"2026-01-31","ids":{"openalex":"https://openalex.org/W7133524888","doi":"https://doi.org/10.1109/hpca68181.2026.11408459"},"language":null,"primary_location":{"id":"doi:10.1109/hpca68181.2026.11408459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca68181.2026.11408459","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5128039882","display_name":"Zhezheng Ren","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Zhezheng Ren","raw_affiliation_strings":["University of Waterloo"],"affiliations":[{"raw_affiliation_string":"University of Waterloo","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124423487","display_name":"Chenao Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chenao Yuan","raw_affiliation_strings":["University of Waterloo"],"affiliations":[{"raw_affiliation_string":"University of Waterloo","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124546131","display_name":"Yuke Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yuke Zhang","raw_affiliation_strings":["University of Toronto"],"affiliations":[{"raw_affiliation_string":"University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124400620","display_name":"Shiyu Su","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shiyu Su","raw_affiliation_strings":["University of Waterloo"],"affiliations":[{"raw_affiliation_string":"University of Waterloo","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5128039882"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91826735,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5698999762535095,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5698999762535095,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.1462000012397766,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.05350000038743019,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.396699994802475},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.3727000057697296},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.30720001459121704},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.26989999413490295},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2612999975681305}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5871999859809875},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.396699994802475},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3901999890804291},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3727000057697296},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3118000030517578},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.30720001459121704},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.302700012922287},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.296099990606308},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29249998927116394},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.26989999413490295},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2612999975681305},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2547999918460846}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca68181.2026.11408459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca68181.2026.11408459","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W133521895","https://openalex.org/W291502169","https://openalex.org/W1518705996","https://openalex.org/W2003979824","https://openalex.org/W2036265926","https://openalex.org/W2039122980","https://openalex.org/W2044560939","https://openalex.org/W2047956494","https://openalex.org/W2057361103","https://openalex.org/W2068567751","https://openalex.org/W2103406309","https://openalex.org/W2172307690","https://openalex.org/W2498324117","https://openalex.org/W2809729522","https://openalex.org/W2977193741","https://openalex.org/W3086848729","https://openalex.org/W3136346278","https://openalex.org/W3184772779","https://openalex.org/W3188573581","https://openalex.org/W4210340965","https://openalex.org/W4280571900","https://openalex.org/W4353044863","https://openalex.org/W4360606816","https://openalex.org/W4390059853","https://openalex.org/W4391147941","https://openalex.org/W4391248970","https://openalex.org/W4392745963","https://openalex.org/W4396795468","https://openalex.org/W4400232170","https://openalex.org/W4400973078","https://openalex.org/W4401880689","https://openalex.org/W4403678252","https://openalex.org/W4407953507","https://openalex.org/W4408183376","https://openalex.org/W4411217049","https://openalex.org/W4413392588","https://openalex.org/W4415594237"],"related_works":[],"abstract_inverted_index":{"Boolean":[0],"satisfiability":[1],"(SAT)":[2],"solving":[3],"is":[4,184],"a":[5,14,18,150,187,230,266,326],"foundational":[6],"problem":[7],"in":[8,51,329],"computer":[9],"science":[10],"and":[11,42,109,172,179,246,256],"serves":[12],"as":[13,102,164,167],"core":[15],"engine":[16],"for":[17,138,331],"wide":[19],"range":[20],"of":[21,206,225,268,318],"combinatorial":[22],"optimization":[23],"tasks.":[24],"It":[25],"underpins":[26],"critical":[27],"applications":[28],"across":[29],"formal":[30],"verification,":[31],"electronic":[32],"design":[33,114,134],"automation":[34],"(EDA),":[35],"artificial":[36],"intelligence":[37],"(AI)":[38],"reasoning,":[39],"crypt-analysis,":[40],"bioinformatics,":[41],"constraint":[43],"programming.":[44],"While":[45],"significant":[46,79,327],"progress":[47],"has":[48],"been":[49],"made":[50],"algorithmic":[52],"improvements,":[53],"these":[54],"advances":[55],"are":[56,162],"gradually":[57],"reaching":[58],"saturation,":[59],"motivating":[60],"increasing":[61],"attention":[62],"toward":[63],"domain-specific":[64],"hardware":[65,74],"accelerators":[66,76],"beyond":[67],"the":[68,136,207,238,291,313],"von":[69],"Neumann":[70],"architecture.":[71],"However,":[72],"existing":[73],"SAT":[75,124,270,333],"often":[77],"face":[78],"deployment":[80],"barriers":[81],"due":[82],"to":[83,275],"reliance":[84],"on":[85,199,244,265],"pseudo-random":[86],"number":[87,146],"(PN)":[88],"generators,":[89,143,148],"specialized":[90],"analog":[91,128,139],"components":[92],"with":[93,156,273,298,307,322],"sufficient":[94],"intrinsic":[95],"noise,":[96],"or":[97,144],"unconventional":[98],"fabrication":[99],"technologies":[100],"such":[101],"memristors.":[103],"These":[104],"limitations":[105],"hinder":[106],"scalability,":[107],"portability,":[108],"integration":[110],"into":[111],"mainstream":[112],"digital":[113,123,158,332],"flows.":[115,159],"This":[116],"paper":[117],"presents":[118],"an":[119,283],"intrinsically":[120],"stochastic,":[121],"fully":[122,151],"accelerator":[125,281,316],"inspired":[126],"by":[127,221,229],"mixed-signal":[129],"crossbar":[130,216],"architectures.":[131],"The":[132,261],"proposed":[133,231,239],"eliminates":[135],"need":[137],"noise":[140],"sources,":[141],"PN":[142],"true-random":[145],"(TN)":[147],"enabling":[149,222],"synthesizable,":[152],"standard-cell-based":[153],"implementation":[154],"compatible":[155],"conventional":[157],"Digital":[160],"counters":[161],"employed":[163],"\u201cspins\u201d,":[165],"acting":[166],"oscillatory":[168],"elements":[169],"that":[170],"store":[171],"flip":[173],"variable":[174],"states,":[175,202],"thus":[176],"supporting":[177],"robust":[178],"scalable":[180],"stochastic":[181],"behavior.":[182],"Stochasticity":[183],"achieved":[185],"through":[186],"novel":[188],"polynomial":[189,232],"clause-to-variable":[190,233],"feedback":[191,234],"mechanism,":[192],"which":[193],"dynamically":[194],"modulates":[195],"oscillator":[196],"frequencies":[197],"based":[198],"clause":[200],"satisfaction":[201],"allowing":[203],"effective":[204],"exploration":[205],"solution":[208],"space":[209],"without":[210],"external":[211],"randomness.":[212],"A":[213],"highly":[214],"parallel":[215],"structure":[217],"further":[218],"accelerates":[219],"problem-solving":[220],"concurrent":[223],"evaluation":[224],"multiple":[226],"clauses,":[227],"aided":[228],"function.":[235],"To":[236],"validate":[237],"architecture,":[240],"we":[241,311],"implemented":[242],"prototypes":[243],"FPGA":[245],"three":[247],"ASIC":[248,280],"platforms":[249],"including":[250],"12":[251],"nm":[252,255,258,294,301],"FinFET,":[253],"22":[254],"65":[257,300],"CMOS":[259],"technologies.":[260],"designs":[262],"were":[263],"evaluated":[264],"suite":[267],"hard":[269],"benchmark":[271],"problems":[272],"20":[274],"250":[276,320],"variables.":[277],"Our":[278],"22nm":[279],"achieves":[282,304],"approximately":[284],"<tex":[285],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[286],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$3.06":[287],"\\times$</tex>":[288],"speedup":[289],"than":[290],"state-of-the-art":[292],"28":[293],"3-SAT":[295,315],"accelerator.":[296],"Compared":[297],"prior":[299],"designs,":[302],"ours":[303],"100%":[305,323],"solvability":[306],"comparable":[308],"runtime.":[309],"Notably,":[310],"present":[312],"first":[314],"capable":[317],"handling":[319],"variables":[321],"solvability,":[324],"marking":[325],"advancement":[328],"scalability":[330],"accelerators.":[334]},"counts_by_year":[],"updated_date":"2026-03-06T06:45:51.903784","created_date":"2026-03-05T00:00:00"}