{"id":"https://openalex.org/W2328679197","doi":"https://doi.org/10.1109/hpca.2016.7446088","title":"DUANG: Fast and lightweight page migration in asymmetric memory systems","display_name":"DUANG: Fast and lightweight page migration in asymmetric memory systems","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2328679197","doi":"https://doi.org/10.1109/hpca.2016.7446088","mag":"2328679197"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2016.7446088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2016.7446088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100446064","display_name":"Hao Wang","orcid":"https://orcid.org/0000-0001-9301-5989"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hao Wang","raw_affiliation_strings":["University of Wisconsin, Madison"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100436858","display_name":"Jie Zhang","orcid":"https://orcid.org/0000-0003-1720-3704"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jie Zhang","raw_affiliation_strings":["Yonsei University School of Integrated Technology Yonsei University Convergence Technology"],"affiliations":[{"raw_affiliation_string":"Yonsei University School of Integrated Technology Yonsei University Convergence Technology","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045789707","display_name":"Sharmila Shridhar","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sharmila Shridhar","raw_affiliation_strings":["University of Wisconsin, Madison"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012646790","display_name":"Gieseo Park","orcid":null},"institutions":[{"id":"https://openalex.org/I182980787","display_name":"University of Dallas","ror":"https://ror.org/00v3ak792","country_code":"US","type":"education","lineage":["https://openalex.org/I182980787"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gieseo Park","raw_affiliation_strings":["University of Texas, Dallas"],"affiliations":[{"raw_affiliation_string":"University of Texas, Dallas","institution_ids":["https://openalex.org/I182980787"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089239312","display_name":"Myoungsoo Jung","orcid":"https://orcid.org/0000-0002-9832-5801"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Myoungsoo Jung","raw_affiliation_strings":["Yonsei University School of Integrated Technology Yonsei University Convergence Technology"],"affiliations":[{"raw_affiliation_string":"Yonsei University School of Integrated Technology Yonsei University Convergence Technology","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["University of Illinois, Urbana-Champaign"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100446064"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":3.1534,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.91179236,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"481","last_page":"493"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7821450233459473},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6796740889549255},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6277192234992981},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6164937615394592},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6148304343223572},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5191554427146912},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5070633888244629},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4875147044658661},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4771372973918915},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.44741103053092957},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42831116914749146},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4247281551361084},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41318508982658386},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.294486939907074},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.290114164352417}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7821450233459473},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6796740889549255},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6277192234992981},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6164937615394592},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6148304343223572},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5191554427146912},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5070633888244629},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4875147044658661},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4771372973918915},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.44741103053092957},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42831116914749146},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4247281551361084},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41318508982658386},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.294486939907074},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.290114164352417},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2016.7446088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2016.7446088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320322347","display_name":"Ministry of Science ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320328359","display_name":"Ministry of Science and ICT, South Korea","ror":"https://ror.org/01wpjm123"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1753788805","https://openalex.org/W1963560066","https://openalex.org/W1963998358","https://openalex.org/W1979527452","https://openalex.org/W1979866689","https://openalex.org/W1983826793","https://openalex.org/W1987201308","https://openalex.org/W2014872264","https://openalex.org/W2015477844","https://openalex.org/W2031858079","https://openalex.org/W2041588416","https://openalex.org/W2048588974","https://openalex.org/W2074113453","https://openalex.org/W2080592089","https://openalex.org/W2091988614","https://openalex.org/W2092212481","https://openalex.org/W2094043668","https://openalex.org/W2102449048","https://openalex.org/W2102843684","https://openalex.org/W2104305170","https://openalex.org/W2105102111","https://openalex.org/W2106342588","https://openalex.org/W2115172404","https://openalex.org/W2123728009","https://openalex.org/W2124237318","https://openalex.org/W2124632665","https://openalex.org/W2138449721","https://openalex.org/W2139766816","https://openalex.org/W2144053607","https://openalex.org/W2147539449","https://openalex.org/W2147657366","https://openalex.org/W2155694951","https://openalex.org/W2158620667","https://openalex.org/W2160428323","https://openalex.org/W2166263440","https://openalex.org/W2170257519","https://openalex.org/W3143418657","https://openalex.org/W3145545382","https://openalex.org/W4211133312","https://openalex.org/W6680415081","https://openalex.org/W6683227110"],"related_works":["https://openalex.org/W2047684617","https://openalex.org/W2168550483","https://openalex.org/W1975698617","https://openalex.org/W1575240748","https://openalex.org/W2145484885","https://openalex.org/W2096506606","https://openalex.org/W2043352873","https://openalex.org/W4389371524","https://openalex.org/W4281569059","https://openalex.org/W2766165550"],"abstract_inverted_index":{"Main":[0],"memory":[1,26,49,55,75,98,120,141,164,170,190],"systems":[2],"have":[3,53],"gone":[4],"through":[5],"dramatic":[6],"increases":[7],"in":[8,103],"bandwidth":[9],"and":[10,61,69,84,145,152,175],"capacity.":[11],"At":[12],"the":[13,29,34,44,104,186],"same":[14],"time,":[15],"their":[16],"random":[17],"access":[18,165],"latency":[19,30,68],"has":[20],"remained":[21],"relatively":[22],"constant.":[23],"For":[24,167],"given":[25],"technology,":[27],"optimizing":[28],"typically":[31],"requires":[32],"sacrificing":[33],"density":[35],"(i.e.,":[36],"cost":[37],"per":[38],"bit),":[39],"which":[40],"is":[41],"one":[42],"of":[43,58,96,125,131,185,188],"most":[45],"critical":[46],"concerns":[47],"for":[48],"industry.":[50],"Recent":[51],"studies":[52],"proposed":[54],"architectures":[56,76],"comprised":[57],"asymmetric":[59,169],"(fast/low-density":[60],"slow/high-density)":[62],"regions":[63],"to":[64,78,159],"optimize":[65],"between":[66,128,143],"overall":[67],"negative":[70],"impact":[71],"on":[72,163],"density.":[73],"Such":[74],"attempt":[77],"cost-effectively":[79],"offer":[80],"both":[81,173],"high":[82,85],"capacity":[83],"performance.":[86],"Yet":[87],"they":[88],"present":[89],"a":[90,117,123,129,189],"unique":[91],"challenge,":[92],"requiring":[93],"direct":[94],"placements":[95],"hot":[97],"pages":[99,142],"<sup":[100],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[102],"fast":[105,146,194],"region":[106],"and/or":[107],"expensive":[108],"runtime":[109],"page":[110],"migrations.":[111],"In":[112],"this":[113],"paper,":[114],"we":[115],"propose":[116],"novel":[118],"resistive":[119],"architecture":[121,171,181,191],"sharing":[122],"set":[124],"row":[126,157],"buffers":[127,158],"pair":[130],"neighboring":[132],"banks.":[133,195],"It":[134],"enables":[135],"two":[136],"attractive":[137],"techniques:":[138],"(1)":[139],"migrating":[140],"slow":[144],"banks":[147,161],"with":[148,172,192],"little":[149],"performance":[150,187],"overhead":[151],"(2)":[153],"adaptively":[154],"allocating":[155],"more":[156],"busier":[160],"based":[162],"patterns.":[166],"an":[168],"slow/high-density":[174],"fast/low-density":[176],"banks,":[177],"our":[178],"shared":[179],"row-buffer":[180],"can":[182],"capture":[183],"87-93%":[184],"only":[193]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}