{"id":"https://openalex.org/W1845603289","doi":"https://doi.org/10.1109/hipc.1998.737977","title":"Mapping instruction sequences onto EPOM-processor arrays: a framework for parallel data processing","display_name":"Mapping instruction sequences onto EPOM-processor arrays: a framework for parallel data processing","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W1845603289","doi":"https://doi.org/10.1109/hipc.1998.737977","mag":"1845603289"},"language":"en","primary_location":{"id":"doi:10.1109/hipc.1998.737977","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hipc.1998.737977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Fifth International Conference on High Performance Computing (Cat. No. 98EX238)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058468457","display_name":"J.-P. Theis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.-P. Theis","raw_affiliation_strings":["LG Semicon Research and Development Center, Willich, Germany","LG Semicon R&D Center, Willich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LG Semicon Research and Development Center, Willich, Germany","institution_ids":[]},{"raw_affiliation_string":"LG Semicon R&D Center, Willich, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049188376","display_name":"H. Schlimper","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. Schlimper","raw_affiliation_strings":["LG Semicon Research and Development Center, Willich, Germany","LG Semicon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LG Semicon Research and Development Center, Willich, Germany","institution_ids":[]},{"raw_affiliation_string":"LG Semicon","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07019143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":null,"first_page":"105","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8792902231216431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8335390686988831},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6497179269790649},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5818479657173157},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5811020731925964},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.4391905963420868},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3362012505531311},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3331427574157715},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.2641714811325073}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8792902231216431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8335390686988831},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6497179269790649},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5818479657173157},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5811020731925964},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.4391905963420868},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3362012505531311},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3331427574157715},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.2641714811325073},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hipc.1998.737977","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hipc.1998.737977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Fifth International Conference on High Performance Computing (Cat. No. 98EX238)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1886025484","https://openalex.org/W1913953800","https://openalex.org/W2060160256","https://openalex.org/W2097800272","https://openalex.org/W2099736035","https://openalex.org/W2113679613","https://openalex.org/W2129540432","https://openalex.org/W2129962996","https://openalex.org/W2151038512","https://openalex.org/W2159644785","https://openalex.org/W2168355823","https://openalex.org/W2543071820","https://openalex.org/W3140449062","https://openalex.org/W4232919122","https://openalex.org/W4245498348","https://openalex.org/W6639717623"],"related_works":["https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W2116296227","https://openalex.org/W1897551170","https://openalex.org/W2099025818","https://openalex.org/W2164026451","https://openalex.org/W2050874000","https://openalex.org/W2613504015","https://openalex.org/W2163046274","https://openalex.org/W2100914138"],"abstract_inverted_index":{"The":[0,15,72,179,192,212],"paper":[1],"introduces":[2],"an":[3,41,124],"optimized":[4,125],"mapping":[5,8,20,55,73,163,180,216],"methodology":[6,21,56,74,181,217],"for":[7,130,144],"instruction":[9,31,81,108],"sequences":[10,82],"(ISs)":[11,83],"onto":[12,48,167],"EPOM-processor":[13,120,168],"arrays.":[14,169],"new":[16],"features":[17],"of":[18,29,38,45,89,98,110,133,161,165,214,225],"this":[19,54,215],"result":[22],"from":[23,106,209],"a":[24,86,111,201],"systematic":[25],"specification":[26,97],"and":[27,32,43,68,94,101,137,141,150,189],"exploitation":[28],"both":[30,65],"processor":[33,51,69,113,128,206],"level":[34],"parallelism:":[35],"ultra-low":[36],"granularity":[37],"ISs":[39,134,166,224],"requires":[40],"allocation":[42,208],"scheduling":[44],"individual":[46],"instructions":[47,105],"the":[49,60,107,119,159,162],"given":[50],"array.":[52],"Moreover,":[53],"is":[57,75,156,174,182,196],"complete":[58],"in":[59],"sense":[61],"that":[62],"it":[63],"considers":[64],"array":[66,207],"bus-bandwidths":[67],"resource":[70],"constraints.":[71],"based":[76,184],"on":[77,185,223],"two":[78],"concepts:":[79],"1)":[80],"which":[84,122],"represent":[85,104],"generalized":[87],"form":[88],"directed":[90],"cyclic":[91],"graphs":[92],"(DCGs)":[93],"allow":[95],"efficient":[96],"algorithm":[99,228],"parallelism,":[100],"graph":[102],"nodes":[103],"set":[109],"target":[112,126],"architecture":[114,121,129],"(J.P.":[115,135,148],"Theis,":[116],"1997);":[117],"2)":[118],"represents":[123],"VLIW":[127],"parallel":[131,145],"implementation":[132],"Theis":[136,149],"L.":[138,151],"Thiele,":[139,152],"1996)":[140],"especially":[142],"suited":[143],"image/multimedia":[146],"processing":[147],"1995).":[153],"Special":[154],"attention":[155],"paid":[157],"to":[158],"optimization,":[160],"process":[164],"Algorithm":[170],"execution":[171],"time":[172,194],"minimization":[173],"used":[175],"as":[176],"optimization":[177],"goal.":[178],"partially":[183],"integer":[186],"linear":[187],"programming":[188],"heuristic":[190],"techniques.":[191],"solution":[193],"complexity":[195],"substantially":[197],"reduced":[198],"by":[199],"developing":[200],"two-phase":[202],"hierarchical":[203],"model,":[204],"decoupling":[205],"subsequent":[210],"scheduling.":[211],"efficiency":[213],"was":[218],"validated":[219],"through":[220],"experimental":[221],"results":[222],"well":[226],"known":[227],"routines.":[229]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}