{"id":"https://openalex.org/W4230173157","doi":"https://doi.org/10.1109/hcs.1996.492230","title":"PACE: a dynamic programming algorithm for hardware/software partitioning","display_name":"PACE: a dynamic programming algorithm for hardware/software partitioning","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W4230173157","doi":"https://doi.org/10.1109/hcs.1996.492230"},"language":"en","primary_location":{"id":"doi:10.1109/hcs.1996.492230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hcs.1996.492230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021246298","display_name":"Peter Voigt Knudsen","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"P.V. Knudsen","raw_affiliation_strings":["Department of Computer Science, Technical University of Denmark, Lyngby, Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Technical University of Denmark, Lyngby, Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056287081","display_name":"Jan Madsen","orcid":"https://orcid.org/0000-0002-5098-8454"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"J. Madsen","raw_affiliation_strings":["Department of Computer Science, Technical University of Denmark, Lyngby, Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Technical University of Denmark, Lyngby, Denmark","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.6995,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.93920921,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7752704620361328},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5389497876167297},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5285117626190186},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5205246210098267},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48784947395324707},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.4712317883968353},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4712066054344177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47017163038253784},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.446706622838974},{"id":"https://openalex.org/keywords/dynamic-programming","display_name":"Dynamic programming","score":0.4427534341812134},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4361409544944763},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39618292450904846},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1270321011543274}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7752704620361328},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5389497876167297},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5285117626190186},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5205246210098267},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48784947395324707},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.4712317883968353},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4712066054344177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47017163038253784},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.446706622838974},{"id":"https://openalex.org/C37404715","wikidata":"https://www.wikidata.org/wiki/Q380679","display_name":"Dynamic programming","level":2,"score":0.4427534341812134},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4361409544944763},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39618292450904846},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1270321011543274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hcs.1996.492230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hcs.1996.492230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1516171498","https://openalex.org/W1537355819","https://openalex.org/W2004068104","https://openalex.org/W2016090441","https://openalex.org/W2076442503","https://openalex.org/W2145548053","https://openalex.org/W4233615168","https://openalex.org/W4237802144","https://openalex.org/W6651404079","https://openalex.org/W6654315841","https://openalex.org/W6669639338"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W3167919718","https://openalex.org/W4251718783","https://openalex.org/W2171015181","https://openalex.org/W4239447582","https://openalex.org/W1484403103","https://openalex.org/W2521947294","https://openalex.org/W2907307640"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,11,34,47,99,107,117,121,126],"PACE":[4],"partitioning":[5,16],"algorithm":[6,25,30,83,100],"which":[7,31,75,131],"is":[8,26,101,109,116],"used":[9],"in":[10,135],"LYCOS":[12],"co-synthesis":[13],"system":[14,38,55],"for":[15],"control/dataflow":[17],"graphs":[18],"into":[19],"hardware":[20,43,51,70,122,137],"and":[21,46,67,89,106,124],"software":[22],"parts.":[23],"The":[24,59,82,96],"a":[27,42,54,64,68,79,85],"dynamic":[28],"programming":[29],"solves":[32],"both":[33],"problem":[35,48],"of":[36,49,63,98,120,128],"minimizing":[37,50],"execution":[39,56],"time":[40,57],"with":[41,53],"area":[44,52,119],"constraint":[45],"constraint.":[58],"target":[60],"architecture":[61],"consists":[62],"single":[65,69],"microprocessor":[66],"chip":[71,123],"(ASIC,":[72],"FPGA,":[73],"etc.)":[74],"are":[76],"connected":[77],"by":[78],"communication":[80,87,94],"channel.":[81],"incorporates":[84],"realistic":[86],"model":[88],"thus":[90],"attempts":[91],"to":[92],"minimize":[93],"overhead.":[95],"time-complexity":[97],"O(n/sup":[102],"2//spl":[103],"middot//spl":[104,111],"Ascr/)":[105,112],"space-complexity":[108],"O(n/spl":[110],"where":[113],"/spl":[114],"Ascr/":[115],"total":[118],"n":[125],"number":[127],"code":[129],"fragments":[130],"may":[132],"be":[133],"placed":[134],"either":[136],"or":[138],"software.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}