{"id":"https://openalex.org/W4254702533","doi":"https://doi.org/10.1109/hcs.1996.492229","title":"Two-level partitioning of image processing algorithms for the parallel Map-oriented Machine","display_name":"Two-level partitioning of image processing algorithms for the parallel Map-oriented Machine","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W4254702533","doi":"https://doi.org/10.1109/hcs.1996.492229"},"language":"en","primary_location":{"id":"doi:10.1109/hcs.1996.492229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hcs.1996.492229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037848636","display_name":"Reiner W. Hartenstein","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R.W. Hartenstein","raw_affiliation_strings":["University of Kaiserslautern, Kaiserslautern, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064171237","display_name":"Jonas N. Becker","orcid":"https://orcid.org/0000-0001-8265-4347"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Becker","raw_affiliation_strings":["University of Kaiserslautern, Kaiserslautern, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027007421","display_name":"Rainer Kress","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Kress","raw_affiliation_strings":["University of Kaiserslautern, Kaiserslautern, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8221,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74800593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9317179918289185},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.816586971282959},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6272031664848328},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.5418205857276917},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5154374837875366},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4702379107475281},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4668017029762268},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.452583909034729},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4503980875015259},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4439118504524231},{"id":"https://openalex.org/keywords/source-code","display_name":"Source code","score":0.43747708201408386},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.42147111892700195},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.40800008177757263},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3399273455142975},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.3388407230377197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32822951674461365},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18872210383415222},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1342604160308838}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9317179918289185},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.816586971282959},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6272031664848328},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.5418205857276917},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5154374837875366},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4702379107475281},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4668017029762268},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.452583909034729},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4503980875015259},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4439118504524231},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.43747708201408386},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.42147111892700195},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.40800008177757263},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3399273455142975},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3388407230377197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32822951674461365},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18872210383415222},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1342604160308838},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hcs.1996.492229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hcs.1996.492229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W49283122","https://openalex.org/W1491368619","https://openalex.org/W1567363020","https://openalex.org/W1584933519","https://openalex.org/W1600749316","https://openalex.org/W1695278210","https://openalex.org/W2004068104","https://openalex.org/W2024800288","https://openalex.org/W2026317033","https://openalex.org/W2049858457","https://openalex.org/W2070471367","https://openalex.org/W2077265102","https://openalex.org/W2110356109","https://openalex.org/W2135736783","https://openalex.org/W2145946269","https://openalex.org/W2146441023","https://openalex.org/W2155913485","https://openalex.org/W2171262795","https://openalex.org/W4297204443","https://openalex.org/W4300809515","https://openalex.org/W6634879492","https://openalex.org/W6637681514"],"related_works":["https://openalex.org/W2158030625","https://openalex.org/W102726818","https://openalex.org/W2729843024","https://openalex.org/W2150304668","https://openalex.org/W37969803","https://openalex.org/W1887556625","https://openalex.org/W4229686301","https://openalex.org/W2098133383","https://openalex.org/W3137399683","https://openalex.org/W1597876526"],"abstract_inverted_index":{"The":[0],"partitioning":[1,51,59],"of":[2,60,69],"image":[3,38],"processing":[4,39],"algorithms":[5],"with":[6],"a":[7,19,32],"novel":[8],"hardware/software":[9],"co-design":[10],"framework":[11],"(CoDe-X)":[12],"is":[13,25],"presented":[14],"in":[15],"this":[16],"paper,":[17],"where":[18],"new":[20],"Xputer-architecture":[21],"(parallel":[22],"Map-oriented":[23],"Machine)":[24],"used":[26],"as":[27],"universal":[28],"accelerator":[29,62],"based":[30],"on":[31],"reconfigurable":[33,71],"datapath":[34,72],"hardware":[35],"for":[36,52],"speeding-up":[37],"applications.":[40],"CoDe-X":[41],"accepts":[42],"C-programs":[43],"and":[44,55],"carries":[45],"out":[46],"both,":[47],"the":[48,56,61,67],"profiling-driven":[49],"host/accelerator":[50],"performance":[53],"optimization,":[54],"resource-driven":[57],"sequential/structural":[58],"source":[63],"code":[64],"to":[65],"optimize":[66],"utilization":[68],"its":[70],"resources.":[73]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}