{"id":"https://openalex.org/W2120472781","doi":"https://doi.org/10.1109/fuzzy.2011.6007386","title":"A framework of multi-characteristics fuzzy dynamic scheduling for parallel video processing on MPSoC architecture","display_name":"A framework of multi-characteristics fuzzy dynamic scheduling for parallel video processing on MPSoC architecture","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2120472781","doi":"https://doi.org/10.1109/fuzzy.2011.6007386","mag":"2120472781"},"language":"en","primary_location":{"id":"doi:10.1109/fuzzy.2011.6007386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fuzzy.2011.6007386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Fuzzy Systems (FUZZ-IEEE 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100701877","display_name":"Li Da","orcid":"https://orcid.org/0000-0002-3460-5177"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]},{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Da Li","raw_affiliation_strings":["Embedded Software and Systems Institute, Beijing University of Technology, Beijing, China","School of Electronics and Information Engineering, Xi''an Jiaotong University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Embedded Software and Systems Institute, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Xi''an Jiaotong University, Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100941478","display_name":"Yibin Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]},{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibin Hou","raw_affiliation_strings":["Embedded Software and Systems Institute, Beijing University of Technology, Beijing, China","School of Electronics and Information Engineering, Xi''an Jiaotong University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Embedded Software and Systems Institute, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Xi''an Jiaotong University, Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101030293","display_name":"Zhangqin Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]},{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangqin Huang","raw_affiliation_strings":["Embedded Software and Systems Institute, Beijing University of Technology, Beijing, China","School of Electronics and Information Engineering, Xi''an Jiaotong University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Embedded Software and Systems Institute, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Xi''an Jiaotong University, Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103174647","display_name":"Chunhua Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]},{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunhua Xiao","raw_affiliation_strings":["Embedded Software and Systems Institute, Beijing University of Technology, Beijing, China","School of Electronics and Information Engineering, Xi''an Jiaotong University, Xi'an, China"],"affiliations":[{"raw_affiliation_string":"Embedded Software and Systems Institute, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Xi''an Jiaotong University, Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100701877"],"corresponding_institution_ids":["https://openalex.org/I37796252","https://openalex.org/I87445476"],"apc_list":null,"apc_paid":null,"fwci":0.5037,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67672044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"627","last_page":"634"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9653477072715759},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8496593236923218},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6548839807510376},{"id":"https://openalex.org/keywords/fuzzy-logic","display_name":"Fuzzy logic","score":0.6075226068496704},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5938432216644287},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.5144131779670715},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4924961030483246},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45052793622016907},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4168161153793335},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4161398410797119},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41122376918792725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40687671303749084},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08390584588050842},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07801878452301025},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.07295170426368713}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9653477072715759},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8496593236923218},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6548839807510376},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.6075226068496704},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5938432216644287},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.5144131779670715},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4924961030483246},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45052793622016907},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4168161153793335},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4161398410797119},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41122376918792725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40687671303749084},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08390584588050842},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07801878452301025},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.07295170426368713},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fuzzy.2011.6007386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fuzzy.2011.6007386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Fuzzy Systems (FUZZ-IEEE 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1480710847","https://openalex.org/W1485093219","https://openalex.org/W1948781308","https://openalex.org/W2012912569","https://openalex.org/W2032064326","https://openalex.org/W2037093121","https://openalex.org/W2059769739","https://openalex.org/W2080542933","https://openalex.org/W2093268638","https://openalex.org/W2098518913","https://openalex.org/W2103477606","https://openalex.org/W2103988523","https://openalex.org/W2109488193","https://openalex.org/W2135865986","https://openalex.org/W2155564881","https://openalex.org/W2158883970","https://openalex.org/W2161767397","https://openalex.org/W2165176456","https://openalex.org/W2349978200","https://openalex.org/W2380290402","https://openalex.org/W6670699793","https://openalex.org/W6675369790","https://openalex.org/W6683641807"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2106200299","https://openalex.org/W2326041751","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W1975982080","https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,9,36,50,61,79,98,133,143],"inherent":[4],"unreliability":[5],"and":[6,42,55,88,111],"instability":[7],"of":[8,13,40,53,63,66,75,108,122,168],"multiple":[10,37,80,109],"uncertain":[11,38],"characteristics":[12,39],"complex":[14],"embedded":[15],"multiprocessor":[16],"systems,":[17],"such":[18],"as":[19],"MPSoC":[20,129,161],"(multi-processor":[21],"system":[22,162,172],"on":[23,78,91,158,163],"chip)":[24],"systems.":[25],"In":[26],"this":[27,169],"work,":[28],"we":[29,70,95,112,150],"propose":[30],"a":[31,72,127,152,159],"fuzzy":[32,44,99,135],"sets":[33],"description":[34],"for":[35],"system,":[41,130],"using":[43],"set":[45],"membership":[46],"calculation":[47],"to":[48,59,84,118,139,175],"determine":[49],"scheduling":[51,101,137],"priorities":[52],"tasks":[54,141],"resources,":[56],"in":[57,82,146],"order":[58,83],"improve":[60],"capability":[62],"concurrent":[64],"executions":[65],"tasks.":[67],"And":[68,145],"also":[69,113],"present":[71],"method":[73],"estimation":[74],"comprehensive":[76],"analysis":[77],"performances":[81],"increase":[85],"utilization":[86],"factor":[87],"balancing":[89],"loads":[90],"processors.":[92],"Through":[93],"simulation,":[94],"demonstrate":[96],"that":[97],"dynamic":[100,136],"algorithm":[102,138],"can":[103],"handle":[104],"wide":[105],"variety":[106],"requirements":[107],"performances,":[110],"show":[114],"an":[115],"improved":[116],"approach":[117],"solve":[119],"its":[120],"demerit":[121],"partial":[123],"adjustment.":[124],"We":[125],"implemented":[126],"prototype":[128,170],"which":[131],"utilizes":[132],"proposed":[134],"allocating":[140],"onto":[142],"multiprocessors.":[144],"our":[147],"case":[148],"studies,":[149],"design":[151],"parallel":[153],"architecture":[154],"h.264":[155],"encoder,":[156],"running":[157],"multicore":[160],"FPGA.":[164],"The":[165],"speedup":[166],"ratio":[167],"application":[171],"is":[173],"up":[174],"12.69.":[176]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}