{"id":"https://openalex.org/W2786927865","doi":"https://doi.org/10.1109/fpt.2017.8280124","title":"A state machine block for high-level synthesis","display_name":"A state machine block for high-level synthesis","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786927865","doi":"https://doi.org/10.1109/fpt.2017.8280124","mag":"2786927865"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2017.8280124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2017.8280124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082751671","display_name":"Shadi Assadikhomami","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Shadi Assadikhomami","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044526341","display_name":"Jennifer Ongko","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jennifer Ongko","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026788167","display_name":"Tor M. Aamodt","orcid":"https://orcid.org/0000-0003-1161-692X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tor M. Aamodt","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082751671"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22109775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"80","last_page":"87"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.850287914276123},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7464771866798401},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.7168869972229004},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6387965679168701},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.611436128616333},{"id":"https://openalex.org/keywords/successor-cardinal","display_name":"Successor cardinal","score":0.6060870885848999},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5816356539726257},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5028614401817322},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.48884767293930054},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46982431411743164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44614923000335693},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4270058274269104},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4154147505760193},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36271190643310547},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33115440607070923},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29585736989974976},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14192280173301697},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1376889944076538}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.850287914276123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7464771866798401},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.7168869972229004},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6387965679168701},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.611436128616333},{"id":"https://openalex.org/C75306776","wikidata":"https://www.wikidata.org/wiki/Q7632662","display_name":"Successor cardinal","level":2,"score":0.6060870885848999},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5816356539726257},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5028614401817322},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.48884767293930054},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46982431411743164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44614923000335693},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4270058274269104},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4154147505760193},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36271190643310547},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33115440607070923},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29585736989974976},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14192280173301697},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1376889944076538},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2017.8280124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2017.8280124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1834037038","https://openalex.org/W1879193471","https://openalex.org/W1977850862","https://openalex.org/W1978696200","https://openalex.org/W1982157141","https://openalex.org/W2005602803","https://openalex.org/W2012114780","https://openalex.org/W2036765207","https://openalex.org/W2061488635","https://openalex.org/W2062949766","https://openalex.org/W2082947990","https://openalex.org/W2087166587","https://openalex.org/W2089578778","https://openalex.org/W2092213324","https://openalex.org/W2095117703","https://openalex.org/W2127061938","https://openalex.org/W2129183345","https://openalex.org/W2133156997","https://openalex.org/W2137126326","https://openalex.org/W2148089006","https://openalex.org/W2153185479","https://openalex.org/W2166029537","https://openalex.org/W2218231245","https://openalex.org/W2525927134","https://openalex.org/W2542189141","https://openalex.org/W4230904455","https://openalex.org/W4239385313","https://openalex.org/W4241856644","https://openalex.org/W4246166885","https://openalex.org/W4256629673","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2914607376","https://openalex.org/W2295734895","https://openalex.org/W2014521732","https://openalex.org/W3012528295","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W2787072969","https://openalex.org/W1522517392","https://openalex.org/W2424214691","https://openalex.org/W3207508415"],"abstract_inverted_index":{"FPGAs":[0],"are":[1],"being":[2],"deployed":[3],"in":[4,28,107,113],"datacenters":[5],"to":[6,23],"enable":[7],"improved":[8,22],"energy":[9],"efficiency":[10],"and":[11,44,76],"application":[12],"acceleration.":[13],"This":[14],"paper":[15],"explores":[16],"whether":[17],"FPGA":[18,54,96],"designs":[19],"can":[20,91],"be":[21,57,92],"make":[24],"them":[25],"more":[26,110],"effective":[27],"this":[29],"new":[30],"role.":[31],"We":[32,80],"explore":[33],"the":[34,66,100,103],"properties":[35,89],"of":[36,53,102],"applications":[37,65],"after":[38],"high-level":[39],"synthesis":[40],"has":[41],"been":[42],"applied":[43],"note":[45],"that":[46,90],"for":[47],"irregular":[48],"applications,":[49],"a":[50,73,82],"large":[51],"fraction":[52],"resources":[55],"may":[56],"consumed":[58],"implementing":[59],"finite":[60],"state":[61,68,105],"machines.":[62],"For":[63],"many":[64],"resulting":[67],"machines":[69],"have":[70],"states":[71],"with":[72],"single":[74],"successor":[75],"limited":[77],"fan-out":[78],"degree.":[79],"propose":[81],"mixed-grained":[83],"logic":[84],"block":[85],"architecture":[86],"exploiting":[87],"these":[88],"integrated":[93],"into":[94],"current":[95],"architectures,":[97],"which":[98],"reduces":[99],"area":[101],"next":[104],"calculation":[106],"FSMs":[108],"by":[109],"than":[111],"3x":[112],"average":[114],"without":[115],"impacting":[116],"performance.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}