{"id":"https://openalex.org/W2041557219","doi":"https://doi.org/10.1109/fpt.2010.5681533","title":"An FPGA architecture supporting dynamically controlled power gating","display_name":"An FPGA architecture supporting dynamically controlled power gating","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2041557219","doi":"https://doi.org/10.1109/fpt.2010.5681533","mag":"2041557219"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2010.5681533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016242113","display_name":"Assem A. M. Bsoul","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Assem A. M. Bsoul","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, V6T 1Z4, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, V6T 1Z4, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, V6T 1Z4, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, V6T 1Z4, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":7.1209,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.97943458,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9745227098464966},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6808344721794128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6708407998085022},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.593165397644043},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5919340252876282},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5638855695724487},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5041438341140747},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4412328004837036},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4406697750091553},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4330228865146637},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3329533636569977},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2599140405654907},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2334485948085785},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22972029447555542},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1706041693687439},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07955577969551086}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9745227098464966},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6808344721794128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6708407998085022},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.593165397644043},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5919340252876282},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5638855695724487},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5041438341140747},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4412328004837036},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4406697750091553},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4330228865146637},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3329533636569977},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2599140405654907},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2334485948085785},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22972029447555542},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1706041693687439},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07955577969551086},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2010.5681533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.224.6794","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.224.6794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/%7Estevew/papers/pdf/fpt10.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W7923187","https://openalex.org/W152792319","https://openalex.org/W653285986","https://openalex.org/W1994298038","https://openalex.org/W2001824086","https://openalex.org/W2035847677","https://openalex.org/W2094806828","https://openalex.org/W2123400059","https://openalex.org/W2123491437","https://openalex.org/W2133712953","https://openalex.org/W2137769675","https://openalex.org/W2137978438","https://openalex.org/W2138840350","https://openalex.org/W2139637699","https://openalex.org/W2141519923","https://openalex.org/W2151731855","https://openalex.org/W6600319678"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W1510566755","https://openalex.org/W4390197045","https://openalex.org/W2421981162","https://openalex.org/W4562818","https://openalex.org/W2761162340","https://openalex.org/W2377558048"],"abstract_inverted_index":{"Leakage":[0],"power":[1,9,49,67,93,112,134,152,186,220,224],"is":[2],"an":[3,62,143,167],"important":[4],"component":[5],"of":[6,26,61,106,142,150,171,181,190],"the":[7,27,59,98,111,118,126,131,138,148,151,158,195,211,223],"total":[8],"consumption":[10],"in":[11,23,69,169],"FPGAs":[12],"built":[13],"using":[14,162,210],"90":[15],"nm":[16],"and":[17,102,133,145,174],"smaller":[18],"technology":[19],"nodes.":[20],"Power":[21],"gating,":[22,68],"which":[24,70],"regions":[25],"chip":[28],"can":[29,73,207],"be":[30,37,74,208],"powered":[31],"down,":[32],"has":[33],"been":[34],"shown":[35],"to":[36,58,90,109,117,124,202],"effective":[38],"at":[39,77],"reducing":[40],"leakage":[41,92,159,204],"power.":[42],"However,":[43],"previous":[44],"techniques":[45],"focus":[46],"on":[47],"statically-controlled":[48],"gating.":[50],"In":[51],"this":[52,87],"paper,":[53],"we":[54,198],"propose":[55],"a":[56,163,185],"modification":[57],"fabric":[60,101],"FPGA":[63],"that":[64,165,200],"enables":[65],"dynamically-controlled":[66],"logic":[71,107,192],"clusters":[72,108],"selectively":[75],"powered-down":[76],"run-time.":[78],"For":[79],"applications":[80],"containing":[81],"blocks":[82],"with":[83],"large":[84],"idle":[85],"times,":[86],"could":[88],"lead":[89],"significant":[91],"savings.":[94],"Our":[95],"architecture":[96,140,213],"utilizes":[97],"existing":[99,119],"routing":[100,120],"unused":[103],"input":[104],"pins":[105],"route":[110],"control":[113],"signals.":[114],"No":[115],"modifications":[116],"algorithms":[121],"are":[122],"required":[123],"support":[125],"new":[127],"architecture.":[128],"We":[129,155,176],"study":[130,157],"area":[132,182],"tradeoffs":[135],"by":[136,146,222],"varying":[137,147],"basic":[139],"parameters":[141],"FPGA,":[144],"size":[149,189],"gating":[153,187],"regions.":[154],"also":[156],"energy":[160,205],"savings":[161],"model":[164],"characterizes":[166],"application":[168,196,216],"terms":[170],"its":[172],"structure":[173],"behavior.":[175],"show":[177,199],"less":[178],"than":[179],"1%":[180],"overhead":[183],"for":[184,214],"region":[188],"3X3":[191],"tiles.":[193],"Using":[194],"model,":[197],"up":[201],"40%":[203],"reduction":[206],"achieved":[209],"proposed":[212],"different":[215],"parameters,":[217],"not":[218],"including":[219],"dissipated":[221],"state":[225],"controller.":[226]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":8}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}