{"id":"https://openalex.org/W3206828520","doi":"https://doi.org/10.1109/fpl53798.2021.00048","title":"Pharos: a Multi-FPGA Performance Monitor","display_name":"Pharos: a Multi-FPGA Performance Monitor","publication_year":2021,"publication_date":"2021-08-01","ids":{"openalex":"https://openalex.org/W3206828520","doi":"https://doi.org/10.1109/fpl53798.2021.00048","mag":"3206828520"},"language":"en","primary_location":{"id":"doi:10.1109/fpl53798.2021.00048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl53798.2021.00048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 31st International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025496075","display_name":"Arzhang Rafii","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Arzhang Rafii","raw_affiliation_strings":["University of Toronto"],"affiliations":[{"raw_affiliation_string":"University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034545708","display_name":"Welson Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095624","display_name":"Alibaba Group (United States)","ror":"https://ror.org/00rn0m335","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095624","https://openalex.org/I45928872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Welson Sun","raw_affiliation_strings":["Alibaba Group"],"affiliations":[{"raw_affiliation_string":"Alibaba Group","institution_ids":["https://openalex.org/I4210095624"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035437657","display_name":"Paul Chow","orcid":"https://orcid.org/0000-0002-0523-7117"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Paul Chow","raw_affiliation_strings":["University of Toronto"],"affiliations":[{"raw_affiliation_string":"University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025496075"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.4584,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66190634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9295696020126343},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7974501848220825},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7628061175346375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7363772392272949},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5467081069946289},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.513363778591156},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.4804270267486572},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45144954323768616},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4270772337913513},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3827565908432007},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32689690589904785},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23722770810127258},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07113832235336304}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9295696020126343},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7974501848220825},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7628061175346375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7363772392272949},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5467081069946289},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.513363778591156},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.4804270267486572},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45144954323768616},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4270772337913513},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3827565908432007},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32689690589904785},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23722770810127258},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07113832235336304},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl53798.2021.00048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl53798.2021.00048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 31st International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1973115070","https://openalex.org/W2023428606","https://openalex.org/W2043542037","https://openalex.org/W2081612620","https://openalex.org/W2108424055","https://openalex.org/W2123990034","https://openalex.org/W2127032986","https://openalex.org/W2133156997","https://openalex.org/W2139637699","https://openalex.org/W2157993125","https://openalex.org/W2279541644","https://openalex.org/W2492686975","https://openalex.org/W2542189141","https://openalex.org/W2574797063","https://openalex.org/W2583220202","https://openalex.org/W2606722458","https://openalex.org/W2769674273","https://openalex.org/W2798084934","https://openalex.org/W2883929540","https://openalex.org/W2903688003","https://openalex.org/W2903735800","https://openalex.org/W2904195769","https://openalex.org/W2942756726","https://openalex.org/W2949275038","https://openalex.org/W2950533501","https://openalex.org/W2962820060","https://openalex.org/W2981712449","https://openalex.org/W2998165854","https://openalex.org/W3007581096","https://openalex.org/W3011509423","https://openalex.org/W3033033241","https://openalex.org/W3033506121","https://openalex.org/W3046387293","https://openalex.org/W3100083812","https://openalex.org/W3101493857","https://openalex.org/W3102982213","https://openalex.org/W3104395752","https://openalex.org/W3129734321","https://openalex.org/W3160461433","https://openalex.org/W3163275603","https://openalex.org/W3166503306","https://openalex.org/W3166559827","https://openalex.org/W4245683599","https://openalex.org/W4385245566","https://openalex.org/W6739901393","https://openalex.org/W6790526344","https://openalex.org/W6795493980"],"related_works":["https://openalex.org/W138412134","https://openalex.org/W3147005146","https://openalex.org/W2108078705","https://openalex.org/W2062141481","https://openalex.org/W1836768014","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903"],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"there":[3,24],"has":[4],"been":[5],"a":[6,78],"lot":[7],"of":[8,16,35,89],"focus":[9],"on":[10,64],"tools":[11,29,68],"that":[12,30],"help":[13,31],"the":[14,21,33,40,52,71,106],"development":[15],"FPGA":[17,28,36,46,66],"applications.":[18,37],"However,":[19],"unlike":[20],"software":[22],"world,":[23],"are":[25],"not":[26],"many":[27,48],"analyze":[32],"performance":[34,81],"Also,":[38],"as":[39,51,70,97,99],"application":[41],"platforms":[42],"scale":[43],"from":[44],"one":[45],"to":[47,62],"FPGAs,":[49,96],"such":[50,69],"well-known":[53],"Microsoft":[54],"Catapult":[55],"platform,":[56],"it":[57],"is":[58,87],"no":[59],"longer":[60],"feasible":[61],"rely":[63],"low-level":[65],"debugging":[67],"embedded":[72],"logic":[73],"analyzers.":[74],"We":[75],"present":[76],"Pharos,":[77],"lightweight,":[79],"generic":[80],"monitor":[82],"for":[83],"multi-FPGA":[84],"systems.":[85],"Pharos":[86],"capable":[88],"measuring":[90,100],"unidirectional":[91],"latency":[92],"between":[93],"multiple":[94],"network-connected":[95],"well":[98],"throughput":[101],"and":[102],"tracing":[103],"events":[104],"across":[105],"datacenter.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}