{"id":"https://openalex.org/W3194022056","doi":"https://doi.org/10.1109/fpl53798.2021.00030","title":"Demonstrating custom SIMD instruction development for a RISC-V softcore","display_name":"Demonstrating custom SIMD instruction development for a RISC-V softcore","publication_year":2021,"publication_date":"2021-08-01","ids":{"openalex":"https://openalex.org/W3194022056","doi":"https://doi.org/10.1109/fpl53798.2021.00030","mag":"3194022056"},"language":"en","primary_location":{"id":"doi:10.1109/fpl53798.2021.00030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl53798.2021.00030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 31st International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014027604","display_name":"Philippos Papaphilippou","orcid":"https://orcid.org/0000-0002-7452-7150"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Philippos Papaphilippou","raw_affiliation_strings":["Imperial College, London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000319133","display_name":"Paul H. J. Kelly","orcid":"https://orcid.org/0000-0001-5905-1804"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Paul H. J. Kelly","raw_affiliation_strings":["Imperial College, London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College, London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014027604"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.4606,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59324708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8118170499801636},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7020349502563477},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.604637622833252},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5071775913238525},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3566545248031616},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3495069444179535},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3293871283531189}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8118170499801636},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7020349502563477},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.604637622833252},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5071775913238525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3566545248031616},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3495069444179535},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3293871283531189}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl53798.2021.00030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl53798.2021.00030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 31st International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/90369","is_oa":false,"landing_page_url":"http://hdl.handle.net/10044/1/90369","pdf_url":null,"source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FPL2021. The International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7493804148","display_name":null,"funder_award_id":"EP/N031768/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2889301053","https://openalex.org/W3160646870","https://openalex.org/W3205109693","https://openalex.org/W6802222806"],"related_works":["https://openalex.org/W2291920536","https://openalex.org/W2022397046","https://openalex.org/W2162726111","https://openalex.org/W1603583590","https://openalex.org/W338671845","https://openalex.org/W2117755361","https://openalex.org/W2286348849","https://openalex.org/W2018511057","https://openalex.org/W4396938741","https://openalex.org/W2019451907"],"abstract_inverted_index":{"This":[0],"demo":[1],"elaborates":[2],"on":[3],"the":[4,40,63,69],"programmability":[5,49],"aspect":[6],"of":[7],"Simodense,":[8],"a":[9],"recently":[10],"released":[11],"open-source":[12],"softcore,":[13],"optimised":[14],"for":[15,25,50],"evaluating":[16],"custom":[17,27,52],"SIMD":[18,53],"instructions.":[19],"CPUs":[20],"featuring":[21],"small":[22],"reconfigurable":[23],"areas":[24],"implementing":[26,51],"instructions":[28],"is":[29],"an":[30],"alternative":[31],"path":[32],"in":[33,43],"computer":[34],"architecture":[35],"that":[36],"can":[37,57],"help":[38],"with":[39],"challenges":[41],"found":[42],"today\u2019s":[44],"FPGAs.":[45],"By":[46],"providing":[47],"RTL-based":[48],"instructions,":[54],"highly-integrated":[55],"accelerators":[56],"be":[58],"developed,":[59],"while":[60],"benefiting":[61],"from":[62],"pre-existing":[64],"CPU":[65],"logic,":[66],"such":[67],"as":[68],"caches":[70],"and":[71],"their":[72],"high":[73],"memory":[74],"throughput":[75],"to":[76],"main":[77],"memory.":[78]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}