{"id":"https://openalex.org/W2112489225","doi":"https://doi.org/10.1109/fpl.2011.22","title":"XDL-Based Module Generators for Rapid FPGA Design Implementation","display_name":"XDL-Based Module Generators for Rapid FPGA Design Implementation","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2112489225","doi":"https://doi.org/10.1109/fpl.2011.22","mag":"2112489225"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2011.22","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2011.22","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 21st International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081052308","display_name":"Subhrashankha Ghosh","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhrashankha Ghosh","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087430192","display_name":"Brent Nelson","orcid":"https://orcid.org/0000-0002-7523-3269"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Nelson","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":0.2703,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63713061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"64","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7687240242958069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7461431622505188},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6836771368980408},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6175509095191956},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.6032196283340454},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5639734864234924},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5562851428985596},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5538967251777649},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5200871229171753},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40247949957847595},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3600580096244812},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28730010986328125},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11531943082809448},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08581581711769104},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07775494456291199}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7687240242958069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7461431622505188},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6836771368980408},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6175509095191956},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.6032196283340454},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5639734864234924},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5562851428985596},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5538967251777649},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5200871229171753},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40247949957847595},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3600580096244812},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28730010986328125},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11531943082809448},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08581581711769104},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07775494456291199},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2011.22","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2011.22","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 21st International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2096445089","https://openalex.org/W2104255322","https://openalex.org/W2128177125","https://openalex.org/W2128492110","https://openalex.org/W2145897936","https://openalex.org/W2151758817"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W2122026593","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W2488264085","https://openalex.org/W2076325756","https://openalex.org/W2091330445"],"abstract_inverted_index":{"XDLCoreGen":[0,17,56],"is":[1,18,57,64],"described,":[2],"a":[3,24,67],"module":[4,74],"generator":[5],"framework":[6],"which":[7,32],"directly":[8,46],"generates":[9],"placed":[10,88],"and":[11,45,59,89],"routed":[12,90],"hard":[13,51,91],"macros":[14,92],"in":[15,23,93],"XDL.":[16],"intended":[19],"to":[20,70,81,85],"be":[21],"used":[22],"rapid":[25],"prototyping":[26],"flow":[27,44],"such":[28],"as":[29,66],"HM":[30],"Flow,":[31],"achieves":[33],"short":[34],"FPGA":[35],"implementation":[36],"times":[37],"by":[38],"bypassing":[39],"the":[40],"conventional":[41],"Xilinx":[42],"tool":[43],"assembling":[47],"designs":[48],"from":[49],"pre-built":[50],"macros.":[52],"The":[53],"structure":[54],"of":[55],"described":[58],"its":[60],"unique":[61],"cache-based":[62],"router":[63],"highlighted":[65],"key":[68],"component":[69],"achieving":[71],"extremely":[72],"fast":[73],"generation":[75],"times.":[76],"Testing":[77],"results":[78],"are":[79],"provided":[80],"demonstrate":[82],"XDLCoreGen's":[83],"ability":[84],"generate":[86],"fully":[87],"milliseconds.":[94]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}