{"id":"https://openalex.org/W7164205793","doi":"https://doi.org/10.1109/fccm68464.2026.00031","title":"Enabling Net-Level Global Vision in FPGA Routing via Precomputed Steiner Potential Fields","display_name":"Enabling Net-Level Global Vision in FPGA Routing via Precomputed Steiner Potential Fields","publication_year":2026,"publication_date":"2026-05-13","ids":{"openalex":"https://openalex.org/W7164205793","doi":"https://doi.org/10.1109/fccm68464.2026.00031"},"language":null,"primary_location":{"id":"doi:10.1109/fccm68464.2026.00031","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fccm68464.2026.00031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 34th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5138301605","display_name":"Yaozhang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yaozhang Liu","raw_affiliation_strings":["Fudan University,College of Integrated Circuits & Micro-Nano Electronic,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,College of Integrated Circuits & Micro-Nano Electronic,Shanghai,China","institution_ids":["https://openalex.org/I4210132426"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5138301605"],"corresponding_institution_ids":["https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.88861656,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.833899974822998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.833899974822998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.07320000231266022,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.04749999940395355,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5166000127792358},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4307999908924103},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3215999901294708},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.3206999897956848}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.652999997138977},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5166000127792358},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4307999908924103},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3215999901294708},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.3206999897956848},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31049999594688416},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3102000057697296},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3018999993801117},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.27250000834465027},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24969999492168427}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fccm68464.2026.00031","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fccm68464.2026.00031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 34th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2017927472","https://openalex.org/W2020112047","https://openalex.org/W2125831674","https://openalex.org/W2155462145","https://openalex.org/W2156041594","https://openalex.org/W2276642966","https://openalex.org/W2950858046","https://openalex.org/W3215473801","https://openalex.org/W4211082391","https://openalex.org/W4232904085","https://openalex.org/W4286655084","https://openalex.org/W4388527108","https://openalex.org/W4389166655","https://openalex.org/W4398197973","https://openalex.org/W4407317572","https://openalex.org/W4409211728","https://openalex.org/W4410344137","https://openalex.org/W4410810307"],"related_works":[],"abstract_inverted_index":{"Routing":[0],"is":[1],"one":[2],"of":[3,42],"the":[4,58,104,110,129,132,135,158,169,179,187],"most":[5],"time-consuming":[6],"stages":[7],"in":[8],"FPGA":[9],"physical":[10],"design":[11],"and":[12,39,85,103,195,210],"has":[13,22],"a":[14,52,73,77,114],"significant":[15],"impact":[16],"on":[17,165,200],"overall":[18,218],"QoR.":[19],"While":[20],"PathFinder":[21],"achieved":[23],"great":[24],"success,":[25],"its":[26],"sequential":[27],"nature":[28],"often":[29],"limits":[30],"global":[31,61],"topology":[32],"optimization,":[33],"leading":[34],"to":[35,98,112,139],"redundant":[36],"search":[37,149],"efforts":[38],"inefficient":[40],"utilization":[41],"routing":[43,54,196],"resources.":[44],"To":[45],"address":[46],"these":[47],"limitations,":[48],"this":[49,95],"paper":[50],"proposes":[51],"novel":[53],"framework":[55],"that":[56,81,119],"enhances":[57],"router":[59,189],"with":[60,122,168],"vision":[62],"via":[63],"precomputed":[64],"Steiner":[65,144],"potential":[66,74,96],"fields.":[67],"For":[68,173],"each":[69,174],"net,":[70],"we":[71,108],"construct":[72],"field":[75,97,111,133],"from":[76],"Steiner-like":[78],"topology,":[79],"so":[80],"globally":[82],"favorable":[83],"trunk":[84],"junction":[86],"regions":[87],"are":[88],"assigned":[89],"higher":[90],"potential.":[91],"We":[92],"then":[93],"leverage":[94],"guide":[99],"both":[100],"net-level":[101],"decisions":[102],"subsequent":[105,130],"search.":[106],"First,":[107],"utilize":[109],"determine":[113],"topology-aware":[115],"sink":[116],"ordering":[117],"policy":[118],"prioritizes":[120],"sinks":[121],"high":[123],"expected":[124],"sharing":[125],"benefits.":[126],"Second,":[127],"during":[128],"search,":[131],"modulates":[134],"A*":[136],"cost":[137],"function":[138],"steer":[140],"expansions":[141],"toward":[142],"high-potential":[143],"junctions,":[145],"thereby":[146],"minimizing":[147],"unproductive":[148],"space":[150],"exploration.":[151],"On":[152],"Titan":[153],"benchmarks,":[154],"our":[155],"approach":[156],"reduces":[157,190,204],"minimum":[159,183],"routable":[160,184],"channel":[161,185],"width":[162],"by":[163,193,198,208,214],"1.35%":[164],"average":[166],"compared":[167],"VPR":[170,181],"9":[171,182],"baseline.":[172],"circuit,":[175],"when":[176],"evaluated":[177],"at":[178],"baseline":[180],"width,":[186],"proposed":[188],"total":[191],"wirelength":[192],"1.60%":[194],"runtime":[197],"18.94%":[199],"average.":[201],"It":[202],"also":[203],"heap":[205,211],"push":[206],"operations":[207,213],"20.86%":[209],"pop":[212],"26.84%,":[215],"while":[216],"preserving":[217],"timing":[219],"performance.":[220]},"counts_by_year":[],"updated_date":"2026-06-12T06:20:11.936012","created_date":"2026-06-11T00:00:00"}