{"id":"https://openalex.org/W1578738488","doi":"https://doi.org/10.1109/fccm.2004.31","title":"Efficient Execution of Process Networks on a Reconfigurable Hardware Virtual Machine","display_name":"Efficient Execution of Process Networks on a Reconfigurable Hardware Virtual Machine","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1578738488","doi":"https://doi.org/10.1109/fccm.2004.31","mag":"1578738488"},"language":"en","primary_location":{"id":"doi:10.1109/fccm.2004.31","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fccm.2004.31","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086818805","display_name":"Matthias Dyer","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Dyer","raw_affiliation_strings":["Computer Engineering & Networks Laboratory, Swiss Federal Institute of Technology, Switzerland","Lab. of Comput. Eng. & Networks, Swiss Fed. Inst. of Technol., Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering & Networks Laboratory, Swiss Federal Institute of Technology, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Lab. of Comput. Eng. & Networks, Swiss Fed. Inst. of Technol., Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069368714","display_name":"Marco Platzner","orcid":"https://orcid.org/0000-0002-6893-063X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Platzner","raw_affiliation_strings":["Computer Engineering & Networks Laboratory, Swiss Federal Institute of Technology, Switzerland","Lab. of Comput. Eng. & Networks, Swiss Fed. Inst. of Technol., Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering & Networks Laboratory, Swiss Federal Institute of Technology, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Lab. of Comput. Eng. & Networks, Swiss Fed. Inst. of Technol., Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060999697","display_name":"Lothar Thiele","orcid":"https://orcid.org/0000-0001-6139-868X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"L. Thiele","raw_affiliation_strings":["Computer Engineering & Networks Laboratory, Swiss Federal Institute of Technology, Switzerland","Lab. of Comput. Eng. & Networks, Swiss Fed. Inst. of Technol., Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering & Networks Laboratory, Swiss Federal Institute of Technology, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Lab. of Comput. Eng. & Networks, Swiss Fed. Inst. of Technol., Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.53,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.64411334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"342","last_page":"344"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8354350328445435},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6761291027069092},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6749175190925598},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5913294553756714},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.5881986021995544},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5712523460388184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.558578372001648},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5256025791168213},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4808426797389984},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3498491644859314},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3239840865135193}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8354350328445435},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6761291027069092},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6749175190925598},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5913294553756714},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.5881986021995544},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5712523460388184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.558578372001648},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5256025791168213},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4808426797389984},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3498491644859314},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3239840865135193},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fccm.2004.31","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fccm.2004.31","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W180685773","https://openalex.org/W1499156209","https://openalex.org/W1500027436","https://openalex.org/W1550689936","https://openalex.org/W1576594927","https://openalex.org/W1578738488","https://openalex.org/W2121817468","https://openalex.org/W6607313622","https://openalex.org/W6629799285","https://openalex.org/W6630159774"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W1522032972","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4,48],"a":[5,12,35,42,54],"novel":[6],"use":[7,29],"of":[8,24,53,62],"an":[9],"FPGA":[10],"as":[11,34],"computing":[13],"element":[14],"for":[15,66],"streaming":[16],"based":[17],"application.":[18],"We":[19,28,47],"investigate":[20],"the":[21,30,51,60,63],"virtualized":[22],"execution":[23],"dynamic":[25],"reconfigurable":[26],"tasks.":[27],"process":[31],"networks":[32],"model":[33],"coordination":[36],"language":[37],"which":[38,58],"is":[39],"interpreted":[40],"on":[41],"virtual":[43],"machine":[44],"run-time":[45],"system.":[46],"and":[49],"discuss":[50],"results":[52],"design":[55],"space":[56],"exploration,":[57],"evaluates":[59],"performance":[61],"system":[64],"architecture":[65],"different":[67],"configurations.":[68]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}