{"id":"https://openalex.org/W2051401459","doi":"https://doi.org/10.1109/ewdts.2014.7027067","title":"Partially programmable circuit design","display_name":"Partially programmable circuit design","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2051401459","doi":"https://doi.org/10.1109/ewdts.2014.7027067","mag":"2051401459"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2014.7027067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059600435","display_name":"A. Matrosova","orcid":"https://orcid.org/0000-0002-8662-4740"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"A. Matrosova","raw_affiliation_strings":["Tomsk State University, Tomsk, Russia","Tomsk State University (Russia)"],"affiliations":[{"raw_affiliation_string":"Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]},{"raw_affiliation_string":"Tomsk State University (Russia)","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066991394","display_name":"S. Ostanin","orcid":"https://orcid.org/0000-0002-4204-4808"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"S. Ostanin","raw_affiliation_strings":["Tomsk State University, Tomsk, Russia","Tomsk State University (Russia)"],"affiliations":[{"raw_affiliation_string":"Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]},{"raw_affiliation_string":"Tomsk State University (Russia)","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087886827","display_name":"I. Kirienko","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"I. Kirienko","raw_affiliation_strings":["Tomsk State University, Tomsk, Russia","Tomsk State University (Russia)"],"affiliations":[{"raw_affiliation_string":"Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]},{"raw_affiliation_string":"Tomsk State University (Russia)","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Singh","raw_affiliation_strings":["Indian Institute of Technology, Mumbai, India","Indian Institute of Technology Mumbai India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Indian Institute of Technology Mumbai India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059600435"],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59352409,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9610000252723694,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9610000252723694,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6280461549758911},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6263507604598999},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5978151559829712},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5844606161117554},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.5181816220283508},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5115038156509399},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.477232962846756},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.467567503452301},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.4665873646736145},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4572373032569885},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4473608136177063},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.44494086503982544},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.41807472705841064},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4152718782424927},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.347337543964386},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.33815738558769226},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31215476989746094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24902519583702087},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24810341000556946},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22200492024421692},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12437522411346436},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.10148835182189941},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08193916082382202},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07051053643226624}],"concepts":[{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6280461549758911},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6263507604598999},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5978151559829712},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5844606161117554},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.5181816220283508},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5115038156509399},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.477232962846756},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.467567503452301},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.4665873646736145},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4572373032569885},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4473608136177063},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.44494086503982544},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.41807472705841064},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4152718782424927},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.347337543964386},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.33815738558769226},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31215476989746094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24902519583702087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24810341000556946},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22200492024421692},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12437522411346436},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.10148835182189941},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08193916082382202},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07051053643226624},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2014.7027067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W82104299","https://openalex.org/W2037931040","https://openalex.org/W2051216601","https://openalex.org/W2078022861","https://openalex.org/W2137761753","https://openalex.org/W2153125146","https://openalex.org/W2914069437","https://openalex.org/W7047819290"],"related_works":["https://openalex.org/W2118828191","https://openalex.org/W2151236218","https://openalex.org/W3105918491","https://openalex.org/W2197466303","https://openalex.org/W2490069675","https://openalex.org/W2102777336","https://openalex.org/W1510109757","https://openalex.org/W4252227487","https://openalex.org/W2139569078","https://openalex.org/W2034419237"],"abstract_inverted_index":{"The":[0,50],"new":[1],"approach":[2,52],"to":[3],"partially":[4],"programmable":[5],"circuit":[6,17],"design":[7],"that":[8,23,44],"allows":[9,61],"masking":[10,62],"arbitrary":[11],"gate":[12,26,48,64,74],"faults":[13,71],"of":[14],"a":[15],"logical":[16],"is":[18,21],"considered.":[19],"It":[20],"supposed":[22],"only":[24],"one":[25],"may":[27,45],"be":[28],"fault.":[29,49],"There":[30],"are":[31],"reserved":[32],"blocks":[33],"CLBs":[34],"(configurable":[35],"logic":[36],"block)":[37],"based":[38],"on":[39],"LUTs":[40],"(Look":[41],"up":[42],"table)":[43],"mask":[46],"the":[47,56,68,73],"suggested":[51],"in":[53,58],"comparison":[54],"with":[55],"currently":[57],"use":[59],"ones":[60],"any":[63],"fault":[65],"but":[66],"not":[67],"certain":[69],"stuck-at":[70],"at":[72],"poles.":[75]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}