{"id":"https://openalex.org/W1974648899","doi":"https://doi.org/10.1109/ewdts.2013.6673158","title":"Models for embedded repairing logic blocks","display_name":"Models for embedded repairing logic blocks","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1974648899","doi":"https://doi.org/10.1109/ewdts.2013.6673158","mag":"1974648899"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044434351","display_name":"Vladimir Hahanov","orcid":"https://orcid.org/0000-0001-5312-5841"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":true,"raw_author_name":"V.I. Hahanov","raw_affiliation_strings":["Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov, Ukraine","Comput. Eng. Fac., Kharkov Nat. Univ. of Radioelectron., Kharkov, Ukraine"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]},{"raw_affiliation_string":"Comput. Eng. Fac., Kharkov Nat. Univ. of Radioelectron., Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056287449","display_name":"Eugenia Litvinova","orcid":"https://orcid.org/0000-0002-9797-5271"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"E.I. Litvinova","raw_affiliation_strings":["Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov, Ukraine","Comput. Eng. Fac., Kharkov Nat. Univ. of Radioelectron., Kharkov, Ukraine"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]},{"raw_affiliation_string":"Comput. Eng. Fac., Kharkov Nat. Univ. of Radioelectron., Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091290410","display_name":"Andrii Frolov","orcid":"https://orcid.org/0000-0001-7335-0712"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"A. Frolov","raw_affiliation_strings":["Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov, Ukraine","Comput. Eng. Fac., Kharkov Nat. Univ. of Radioelectron., Kharkov, Ukraine"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Faculty, Kharkov National University of Radioelectronics, Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]},{"raw_affiliation_string":"Comput. Eng. Fac., Kharkov Nat. Univ. of Radioelectron., Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066020001","display_name":"Tiecoura Yves","orcid":null},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Tiecoura Yves","raw_affiliation_strings":["Xarkivs'kyj nacional'nyj universytet radioelektroniky, Kharkiv, UA","Comput. Eng. Fac., Kharkov Nat. Univ. of Radioelectron., Kharkov, Ukraine"],"affiliations":[{"raw_affiliation_string":"Xarkivs'kyj nacional'nyj universytet radioelektroniky, Kharkiv, UA","institution_ids":["https://openalex.org/I107158390"]},{"raw_affiliation_string":"Comput. Eng. Fac., Kharkov Nat. Univ. of Radioelectron., Kharkov, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044434351"],"corresponding_institution_ids":["https://openalex.org/I107158390"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0515201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7512217164039612},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7007520198822021},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6476896405220032},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.611487090587616},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5441012382507324},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.5311627984046936},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5309426784515381},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5023322105407715},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49519672989845276},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45700371265411377},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44980916380882263},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4304337501525879},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3947814106941223},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3868240714073181},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37243521213531494},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1604905128479004},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1544802486896515},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1427290439605713},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10816097259521484}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7512217164039612},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7007520198822021},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6476896405220032},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.611487090587616},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5441012382507324},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.5311627984046936},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5309426784515381},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5023322105407715},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49519672989845276},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45700371265411377},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44980916380882263},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4304337501525879},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3947814106941223},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3868240714073181},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37243521213531494},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1604905128479004},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1544802486896515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1427290439605713},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10816097259521484},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W50903107","https://openalex.org/W1583811450","https://openalex.org/W1602913450","https://openalex.org/W2024567927","https://openalex.org/W2057882245","https://openalex.org/W2074319035","https://openalex.org/W2104057784","https://openalex.org/W2129842079","https://openalex.org/W2136759973","https://openalex.org/W2148518536","https://openalex.org/W2171430640","https://openalex.org/W4293545141","https://openalex.org/W6634805447","https://openalex.org/W6636288969","https://openalex.org/W6656590921"],"related_works":["https://openalex.org/W2069145203","https://openalex.org/W1702800398","https://openalex.org/W2085176210","https://openalex.org/W2106889348","https://openalex.org/W2135500595","https://openalex.org/W2386022279","https://openalex.org/W573531811","https://openalex.org/W573124066","https://openalex.org/W2083793411","https://openalex.org/W1621928919"],"abstract_inverted_index":{"The":[0,20,48,73],"models":[1],"of":[2,10,14,45,58,69,76,91],"combinational":[3,81],"circuits,":[4],"focused":[5],"on":[6,96],"solving":[7],"practical":[8],"problems":[9],"embedded":[11,77],"repairing":[12,93],"components":[13],"the":[15,67,89,100],"logic":[16],"units":[17],"are":[18],"proposed.":[19],"logical":[21],"circuit":[22],"is":[23],"complemented":[24],"by":[25,61],"operational":[26],"and":[27,38,102],"control":[28],"automata":[29],"for":[30,41,54,80],"modeling":[31,56],"digital":[32,59,94],"devices,":[33],"which":[34,64],"increases":[35],"processing":[36],"time":[37,101],"hardware":[39,55,103],"costs":[40],"creating":[42],"a":[43],"wrap":[44],"addressable":[46],"elements.":[47],"structures":[49],"can":[50],"also":[51],"be":[52],"used":[53],"functionalities":[57],"projects":[60],"using":[62],"PLD,":[63],"allows":[65],"improving":[66],"performance":[68],"software":[70],"model":[71],"verification.":[72],"proposed":[74],"solution":[75],"gate":[78],"repair":[79],"circuits":[82],"makes":[83],"it":[84],"possible":[85],"to":[86,99],"comprehensively":[87],"solve":[88],"problem":[90],"autonomous":[92],"systems":[95],"chips":[97],"due":[98],"project":[104],"redundancy":[105],"[1-12].":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}