{"id":"https://openalex.org/W2151036782","doi":"https://doi.org/10.1109/etw.2002.1029637","title":"RESPIN++ - deterministic embedded test","display_name":"RESPIN++ - deterministic embedded test","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2151036782","doi":"https://doi.org/10.1109/etw.2002.1029637","mag":"2151036782"},"language":"en","primary_location":{"id":"doi:10.1109/etw.2002.1029637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etw.2002.1029637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings The Seventh IEEE European Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015169371","display_name":"Lothar Sch\u00e4fer","orcid":"https://orcid.org/0000-0002-1770-5184"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"L. Schafer","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036396004","display_name":"Rainer Dorsch","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Dorsch","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113663096","display_name":"H.-J. Wunderlich","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-J. Wunderlich","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":4.4617,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.94903684,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6745782494544983},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6508684754371643},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5966252684593201},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5594202876091003},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.5317628979682922},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5223335027694702},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5165182948112488},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.48876261711120605},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.4656912088394165},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4589681625366211},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4520617723464966},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.42338401079177856},{"id":"https://openalex.org/keywords/system-under-test","display_name":"System under test","score":0.42035722732543945},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4136471450328827},{"id":"https://openalex.org/keywords/test-harness","display_name":"Test harness","score":0.4135722219944},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3587636947631836},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.33053427934646606},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.19709816575050354},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18910381197929382},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10774615406990051},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.09199494123458862},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.0665992796421051}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6745782494544983},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6508684754371643},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5966252684593201},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5594202876091003},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.5317628979682922},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5223335027694702},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5165182948112488},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.48876261711120605},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.4656912088394165},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4589681625366211},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4520617723464966},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.42338401079177856},{"id":"https://openalex.org/C108913964","wikidata":"https://www.wikidata.org/wiki/Q2376856","display_name":"System under test","level":4,"score":0.42035722732543945},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4136471450328827},{"id":"https://openalex.org/C109852812","wikidata":"https://www.wikidata.org/wiki/Q2406355","display_name":"Test harness","level":5,"score":0.4135722219944},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3587636947631836},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.33053427934646606},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.19709816575050354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18910381197929382},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10774615406990051},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.09199494123458862},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0665992796421051},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/etw.2002.1029637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etw.2002.1029637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings The Seventh IEEE European Test Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.18.6891","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.18.6891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.ra.informatik.uni-stuttgart.de/pub/pdf/etw02.pdf","raw_type":"text"},{"id":"pmh:oai:informatik.uni-stuttgart.de:INPROC-2002-45","is_oa":false,"landing_page_url":"http://www2.informatik.uni-stuttgart.de/cgi-bin/NCSTRL/NCSTRL_view.pl?id=INPROC-2002-45&engl=1","pdf_url":null,"source":{"id":"https://openalex.org/S4306401306","display_name":"Fachbereich Informatik (University of Stuttgart)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100066346","host_organization_name":"University of Stuttgart","host_organization_lineage":["https://openalex.org/I100066346"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"\\n            In: Proceedings of the 7th European Test Workshop (ETW), Korfu,\\n            Greece, May 26-29, 2002, pp. 139-146\\n          ","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1582825744","https://openalex.org/W1908802429","https://openalex.org/W1924406256","https://openalex.org/W1928666065","https://openalex.org/W2004458344","https://openalex.org/W2046314918","https://openalex.org/W2099814124","https://openalex.org/W2103706706","https://openalex.org/W2105158459","https://openalex.org/W2107800433","https://openalex.org/W2113288652","https://openalex.org/W2122955150","https://openalex.org/W2123887421","https://openalex.org/W2133595845","https://openalex.org/W2138530143","https://openalex.org/W2144033909","https://openalex.org/W2147588475","https://openalex.org/W2148192154","https://openalex.org/W2152406824","https://openalex.org/W2152763367","https://openalex.org/W2156277179","https://openalex.org/W2168044122","https://openalex.org/W2581282274","https://openalex.org/W4235550258","https://openalex.org/W4297159816","https://openalex.org/W6677089692","https://openalex.org/W6678483856","https://openalex.org/W6843276737","https://openalex.org/W7075707051"],"related_works":["https://openalex.org/W2129020400","https://openalex.org/W2080046630","https://openalex.org/W2145792104","https://openalex.org/W1999617696","https://openalex.org/W2387607000","https://openalex.org/W1859965897","https://openalex.org/W2539374469","https://openalex.org/W4308079964","https://openalex.org/W2545766037","https://openalex.org/W2116340303"],"abstract_inverted_index":{"RESPIN++":[0,39,65,121],"is":[1],"a":[2,43,125],"deterministic":[3],"embedded":[4],"test":[5,14,40,52,69,73,88,100,104,111,122],"method":[6,66],"tailored":[7],"to":[8,29,47,50,77,85],"system":[9,110],"chips,":[10],"which":[11],"implement":[12,37],"scan":[13,19],"at":[15],"core":[16,23,83],"level.":[17],"The":[18,64],"chains":[20],"of":[21,24,61,80],"one":[22,78],"the":[25,31,38,51,58,62,91,108,120,129],"system-on-a-chip":[26],"are":[27],"reused":[28],"decompress":[30],"patterns":[32,89],"for":[33,107,128],"another":[34],"core.":[35],"To":[36],"architecture":[41,123],"only":[42],"few":[44],"gates":[45],"need":[46],"be":[48,97,113],"added":[49],"wrapper.":[53],"This":[54,117],"will":[55],"not":[56],"affect":[57],"critical":[59],"paths":[60],"system.":[63],"reduces":[67],"both":[68],"data":[70,101],"volume":[71,102],"and":[72,103,124],"application":[74,105],"time":[75,106],"up":[76],"order":[79],"magnitude":[81],"per":[82],"compared":[84],"storing":[86],"compacted":[87],"on":[90],"ATE.":[92],"If":[93],"several":[94],"cores":[95],"may":[96,112],"tested":[98],"concurrently,":[99],"complete":[109],"reduced":[114],"even":[115],"further.":[116],"paper":[118],"presents":[119],"compression":[126],"algorithm":[127],"architecture.":[130]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}