{"id":"https://openalex.org/W4387251457","doi":"https://doi.org/10.1109/essderc59256.2023.10268548","title":"Complete Reconfigurable Boolean Logic Gates Based on One FeFET -One RRAM Technology","display_name":"Complete Reconfigurable Boolean Logic Gates Based on One FeFET -One RRAM Technology","publication_year":2023,"publication_date":"2023-09-11","ids":{"openalex":"https://openalex.org/W4387251457","doi":"https://doi.org/10.1109/essderc59256.2023.10268548"},"language":"en","primary_location":{"id":"doi:10.1109/essderc59256.2023.10268548","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/essderc59256.2023.10268548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047008067","display_name":"Yiqin Zeng","orcid":"https://orcid.org/0000-0002-8154-5939"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yiqin Zeng","raw_affiliation_strings":["Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhetao Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhetao Ding","raw_affiliation_strings":["Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009026017","display_name":"Xueyang Li","orcid":"https://orcid.org/0000-0002-6395-320X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueyang Li","raw_affiliation_strings":["Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075319989","display_name":"Minglei Ma","orcid":"https://orcid.org/0000-0003-0894-0163"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minglei Ma","raw_affiliation_strings":["Xidian University,School of Microelectronics,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,School of Microelectronics,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089275574","display_name":"Yue Peng","orcid":"https://orcid.org/0000-0001-5941-5276"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yue Peng","raw_affiliation_strings":["Xidian University,School of Microelectronics,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,School of Microelectronics,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111229579","display_name":"Rongzong Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rongzong Shen","raw_affiliation_strings":["Zhejiang Lab,Research Center for Intelligent Chips and Devices,Hangzhou,China,311121"],"affiliations":[{"raw_affiliation_string":"Zhejiang Lab,Research Center for Intelligent Chips and Devices,Hangzhou,China,311121","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104227689","display_name":"Gaobo Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gaobo Lin","raw_affiliation_strings":["Zhejiang Lab,Research Center for Intelligent Chips and Devices,Hangzhou,China,311121"],"affiliations":[{"raw_affiliation_string":"Zhejiang Lab,Research Center for Intelligent Chips and Devices,Hangzhou,China,311121","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033156782","display_name":"Chengji Jin","orcid":"https://orcid.org/0000-0002-8517-459X"},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chengji Jin","raw_affiliation_strings":["Zhejiang Lab,Research Center for Intelligent Chips and Devices,Hangzhou,China,311121"],"affiliations":[{"raw_affiliation_string":"Zhejiang Lab,Research Center for Intelligent Chips and Devices,Hangzhou,China,311121","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003619700","display_name":"Xiao Yu","orcid":"https://orcid.org/0000-0001-8769-521X"},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Yu","raw_affiliation_strings":["Zhejiang Lab,Research Center for Intelligent Chips and Devices,Hangzhou,China,311121"],"affiliations":[{"raw_affiliation_string":"Zhejiang Lab,Research Center for Intelligent Chips and Devices,Hangzhou,China,311121","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100443083","display_name":"Bing Chen","orcid":"https://orcid.org/0000-0001-5284-8618"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bing Chen","raw_affiliation_strings":["Xidian University,School of Microelectronics,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,School of Microelectronics,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030512231","display_name":"Ran Cheng","orcid":"https://orcid.org/0000-0001-6143-7714"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ran Cheng","raw_affiliation_strings":["Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,School of Micro-Nano Electronics,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055388927","display_name":"Genquan Han","orcid":"https://orcid.org/0000-0001-5140-4150"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Genquan Han","raw_affiliation_strings":["Xidian University,School of Microelectronics,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,School of Microelectronics,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5047008067"],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.3856,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60332215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6739115118980408},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5921812057495117},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5141356587409973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5103337168693542},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4117092490196228},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3851257562637329},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37755727767944336},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3765125572681427},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34221574664115906},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2206735610961914}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6739115118980408},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5921812057495117},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5141356587409973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5103337168693542},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4117092490196228},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3851257562637329},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37755727767944336},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3765125572681427},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34221574664115906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2206735610961914}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc59256.2023.10268548","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/essderc59256.2023.10268548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null},{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1987850127","https://openalex.org/W2004823737","https://openalex.org/W2008987170","https://openalex.org/W2051736202","https://openalex.org/W2059522723","https://openalex.org/W2134089805","https://openalex.org/W2534566139","https://openalex.org/W2538451693","https://openalex.org/W2565220811","https://openalex.org/W2787573708","https://openalex.org/W2921585007","https://openalex.org/W2989523235","https://openalex.org/W4367672396"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2909211499","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"a":[3,32],"reconfigurable":[4],"one":[5],"FeFET-one":[6],"RRAM":[7,63,91],"(1FeFET1R)":[8],"design":[9],"was":[10],"proposed":[11,110],"to":[12],"realize":[13],"multiple":[14],"logic":[15,44,56,79],"gate":[16,45],"functions.":[17],"A":[18],"TCAD":[19],"FeFET":[20,89],"device":[21,29],"model":[22,35],"with":[23,26,49],"parameters":[24],"calibrated":[25],"the":[27,50,54,60,66,109,127],"fabricated":[28],"data":[30],"and":[31,53,65,90,117],"1FeFET1R":[33,51,111],"circuit":[34],"based":[36,86],"on":[37,87],"it":[38],"were":[39,47],"developed.":[40],"16":[41],"types":[42],"of":[43,62],"operations":[46],"demonstrated":[48],"structure":[52,112],"cascade":[55],"circuits.":[57],"By":[58],"simulation,":[59],"relationship":[61],"resistance":[64],"output":[67,84],"voltage":[68,73],"window":[69,85],"at":[70],"different":[71],"supply":[72],"V<inf":[74,101],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[75,98,102],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</inf>":[76,99,103],"for":[77,100],"various":[78],"gates":[80],"is":[81,113],"investigated.":[82],"The":[83],"current":[88],"technology":[92],"can":[93,122],"be":[94,123],"greater":[95],"than":[96],"0.5V<inf":[97],"=":[104],"1.2":[105],"V/1.5":[106],"V.":[107],"Overall,":[108],"feasible,":[114],"area":[115],"efficient":[116],"simple":[118],"in":[119,126],"design,":[120],"which":[121],"possibly":[124],"adopted":[125],"future":[128],"logic-in-memory":[129],"architectures.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}