{"id":"https://openalex.org/W2898826985","doi":"https://doi.org/10.1109/esscirc.2018.8494307","title":"A 0.7V Fully-on-Chip Pseudo-Digital LDO Regulator with 6.3\u03bcA Quiescent Current and 100mV Dropout Voltage in 0.18-\u03bcm CMOS","display_name":"A 0.7V Fully-on-Chip Pseudo-Digital LDO Regulator with 6.3\u03bcA Quiescent Current and 100mV Dropout Voltage in 0.18-\u03bcm CMOS","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2898826985","doi":"https://doi.org/10.1109/esscirc.2018.8494307","mag":"2898826985"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2018.8494307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2018.8494307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026482331","display_name":"Junyao Tang","orcid":"https://orcid.org/0000-0001-8162-906X"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Junyao Tang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029241233","display_name":"Chenchang Zhan","orcid":"https://orcid.org/0000-0002-4878-4655"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenchang Zhan","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100741945","display_name":"Guanhua Wang","orcid":"https://orcid.org/0000-0001-6130-8496"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guanhua Wang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100356119","display_name":"Yang Liu","orcid":"https://orcid.org/0000-0003-2252-3665"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Liu","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026482331"],"corresponding_institution_ids":["https://openalex.org/I3045169105"],"apc_list":null,"apc_paid":null,"fwci":0.3331,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.58557048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"206","last_page":"209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8167835474014282},{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"Low-dropout regulator","score":0.726253867149353},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7212409377098083},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6911228895187378},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6225188970565796},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.597027063369751},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5769158601760864},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.520336389541626},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4914971590042114},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4809214770793915},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.438347727060318},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.413080096244812},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.3675234317779541},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3642067313194275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26030445098876953}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8167835474014282},{"id":"https://openalex.org/C140501009","wikidata":"https://www.wikidata.org/wiki/Q6692746","display_name":"Low-dropout regulator","level":5,"score":0.726253867149353},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7212409377098083},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6911228895187378},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6225188970565796},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.597027063369751},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5769158601760864},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.520336389541626},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4914971590042114},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4809214770793915},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.438347727060318},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.413080096244812},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.3675234317779541},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3642067313194275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26030445098876953}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2018.8494307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2018.8494307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1985042756","https://openalex.org/W2031283182","https://openalex.org/W2054989520","https://openalex.org/W2117615344","https://openalex.org/W2333133286","https://openalex.org/W2343518286","https://openalex.org/W2460335223","https://openalex.org/W2551461123","https://openalex.org/W2760813205","https://openalex.org/W2770079565"],"related_works":["https://openalex.org/W1982997428","https://openalex.org/W2044172536","https://openalex.org/W2371498377","https://openalex.org/W2370995213","https://openalex.org/W3185987145","https://openalex.org/W4366165321","https://openalex.org/W3081405802","https://openalex.org/W4287514677","https://openalex.org/W2017190659","https://openalex.org/W4282007662"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,18],"NMOS":[4],"pseudo-digital":[5,23],"low-dropout":[6],"(PD-LDO)":[7],"regulator":[8],"that":[9],"supports":[10],"low-voltage":[11],"operation":[12],"by":[13,55],"eliminating":[14],"the":[15,41,52,59,69,74,97,143,167],"amplifier":[16],"of":[17,27,73,96,118,126,133],"analog":[19],"LDO.":[20],"The":[21,93,107,159],"proposed":[22,98],"control":[24,49],"loop":[25],"consists":[26],"a":[28,31,36,46,78,103,115,122],"latched":[29],"comparator,":[30],"2X":[32],"charge":[33],"pump":[34],"and":[35,44,57,82,87,121,137,154,166],"RC":[37,60],"network.":[38,61],"It":[39],"detects":[40],"output":[42,80,135],"voltage":[43,110,117],"provides":[45],"continuous":[47],"gate":[48],"signal":[50],"for":[51],"power":[53,75],"transistor":[54],"charging":[56],"discharging":[58],"Fast":[62],"transient":[63],"response":[64],"is":[65,100,111,145,162,171],"achieved":[66],"due":[67],"to":[68],"source":[70],"follower":[71],"structure":[72],"NMOS,":[76],"with":[77,114,148],"small":[79,83],"capacitor":[81,136],"occupied":[84],"chip":[85,169],"area":[86,170],"without":[88],"consuming":[89],"large":[90],"quiescent":[91,160],"current.":[92],"proof-of-concept":[94],"design":[95],"PD-LDO":[99],"implemented":[101],"in":[102],"0.18-J.1m":[104],"CMOS":[105],"process.":[106],"minimum":[108],"supply":[109],"0.7":[112],"V,":[113],"dropout":[116],"100":[119,127],"mV":[120,147],"maximum":[123],"load":[124,151],"current":[125,152,161],"mA.":[128],"Using":[129],"only":[130,163],"20":[131],"pF":[132],"on-chip":[134],"10":[138],"MHz":[139],"comparator":[140],"clock":[141],"frequency,":[142],"undershoot":[144],"106":[146],"90":[149],"mA":[150],"step":[153],"150":[155],"ns":[156],"edge":[157],"time.":[158],"6.3":[164],"\u03bcA":[165],"active":[168],"0.08":[172],"mm":[173],"<sup":[174],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[175],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[176],".":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}