{"id":"https://openalex.org/W2899185804","doi":"https://doi.org/10.1109/esscirc.2018.8494285","title":"A 112 Gb/s PAM4 Linear TIA with 0.96 pJ/bit Energy Efficiency in 28 nm CMOS","display_name":"A 112 Gb/s PAM4 Linear TIA with 0.96 pJ/bit Energy Efficiency in 28 nm CMOS","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2899185804","doi":"https://doi.org/10.1109/esscirc.2018.8494285","mag":"2899185804"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2018.8494285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2018.8494285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100348563","display_name":"Hao Li","orcid":"https://orcid.org/0000-0002-2108-1490"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hao Li","raw_affiliation_strings":["Intel Corporation Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023328166","display_name":"Ganesh Balamurugan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ganesh Balamurugan","raw_affiliation_strings":["Intel Corporation Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090419770","display_name":"James Jaussi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Jaussi","raw_affiliation_strings":["Intel Corporation Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089280659","display_name":"Bryan Casper","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bryan Casper","raw_affiliation_strings":["Intel Corporation Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100348563"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.0901,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.92295467,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"238","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7220607995986938},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5504015684127808},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5115566849708557},{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.4832080602645874},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.48146405816078186},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4688141345977783},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4554244875907898},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4537220299243927},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.42275992035865784},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2924131751060486},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12762150168418884}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7220607995986938},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5504015684127808},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5115566849708557},{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.4832080602645874},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.48146405816078186},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4688141345977783},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4554244875907898},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4537220299243927},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.42275992035865784},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2924131751060486},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12762150168418884}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2018.8494285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2018.8494285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2288875633","https://openalex.org/W2555848442","https://openalex.org/W2760651611","https://openalex.org/W2768084090","https://openalex.org/W2786114144"],"related_works":["https://openalex.org/W2360664843","https://openalex.org/W2364087260","https://openalex.org/W2390465755","https://openalex.org/W2351631418","https://openalex.org/W2353540338","https://openalex.org/W2367611520","https://openalex.org/W2156243629","https://openalex.org/W2370092517","https://openalex.org/W4385332750","https://openalex.org/W2341131896"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,35,63],"112":[4,122],"Gb/s":[5,123],"PAM4":[6,124],"CMOS":[7,45,138],"linear":[8],"TIA":[9,77,119],"to":[10,33,53,120],"meet":[11],"the":[12,115,118,134],"requirements":[13],"of":[14,98,117,130],"emerging":[15],"400G":[16],"Ethernet":[17],"standards":[18],"for":[19,136,141],"data":[20,125,143],"center":[21,144],"interconnect.":[22],"A":[23,47],"regulated":[24],"inverter-based":[25],"amplifier":[26],"with":[27,59,83,126],"inductive":[28,100],"shunt":[29],"feedback":[30],"is":[31],"used":[32],"realize":[34],"high":[36],"bandwidth,":[37],"low":[38],"noise":[39,91],"front-end":[40],"in":[41],"28":[42],"nm":[43],"bulk":[44],"process.":[46],"VGA":[48],"accommodates":[49],"input":[50,89],"currents":[51],"up":[52],"1":[54],"mA":[55],"<sub":[56,71,86],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[57,72,87],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">pp</sub>":[58,73],"<;5%":[60],"THD,":[61],"and":[62],"72":[64],"GHz":[65],"post-amplifier":[66],"chain":[67],"delivers":[68],"300":[69],"mV":[70],"output":[74],"swing.":[75],"The":[76],"provides":[78],"65":[79],"dB\u03a9":[80],"trans-impedance":[81],"gain":[82],"4.7":[84],"\u03bcA":[85],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[88],"referred":[90],"while":[92],"dissipating":[93],"107":[94],"mW.":[95],"Careful":[96],"optimization":[97],"distributed":[99],"peaking":[101],"ensures":[102],"<;5":[103],"ps":[104],"group":[105],"delay":[106],"variation":[107],"over":[108],"45":[109],"GHz.":[110],"Standalone":[111],"electrical":[112],"measurements":[113],"verify":[114],"ability":[116],"receive":[121],"an":[127],"energy":[128],"efficiency":[129],"0.96":[131],"pJ/bit,":[132],"showing":[133],"potential":[135],"single-chip":[137],"transceiver":[139],"solutions":[140],"next-generation":[142],"applications.":[145]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":13},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":7}],"updated_date":"2026-01-24T23:23:39.755997","created_date":"2025-10-10T00:00:00"}