{"id":"https://openalex.org/W2101739742","doi":"https://doi.org/10.1109/esscirc.2011.6044920","title":"A 128×128b high-speed wide-and match-line content addressable memory in 32nm CMOS","display_name":"A 128×128b high-speed wide-and match-line content addressable memory in 32nm CMOS","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2101739742","doi":"https://doi.org/10.1109/esscirc.2011.6044920","mag":"2101739742"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2011.6044920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2011.6044920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124"],"affiliations":[{"raw_affiliation_string":"Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124"],"affiliations":[{"raw_affiliation_string":"Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu Mathew","raw_affiliation_strings":["Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124"],"affiliations":[{"raw_affiliation_string":"Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124"],"affiliations":[{"raw_affiliation_string":"Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124"],"affiliations":[{"raw_affiliation_string":"Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088477949","display_name":"Farhana Sheikh","orcid":"https://orcid.org/0000-0001-5078-0816"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhana Sheikh","raw_affiliation_strings":["Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124"],"affiliations":[{"raw_affiliation_string":"Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124"],"affiliations":[{"raw_affiliation_string":"Circuits Research Laboratory, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5006348328"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.8126,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.86050825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9778000116348267,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10409","display_name":"Fuel Cells and Related Materials","score":0.958299994468689,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8020710945129395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6538311243057251},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5205848813056946},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.48975253105163574},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.4843641221523285},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4619029462337494},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4556151330471039},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.43801456689834595},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19854190945625305},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15768921375274658},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.07259121537208557},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06910017132759094}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8020710945129395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6538311243057251},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5205848813056946},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.48975253105163574},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.4843641221523285},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4619029462337494},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4556151330471039},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.43801456689834595},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19854190945625305},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15768921375274658},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.07259121537208557},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06910017132759094},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2011.6044920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2011.6044920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1501909045","https://openalex.org/W1526587232","https://openalex.org/W1968175387","https://openalex.org/W2096142955","https://openalex.org/W2122615884","https://openalex.org/W2145143658","https://openalex.org/W6631691642","https://openalex.org/W6678468847"],"related_works":["https://openalex.org/W2103101195","https://openalex.org/W2168916553","https://openalex.org/W1493844021","https://openalex.org/W2127148582","https://openalex.org/W2139231202","https://openalex.org/W2318941412","https://openalex.org/W2107481281","https://openalex.org/W2104200744","https://openalex.org/W2101739742","https://openalex.org/W2084362519"],"abstract_inverted_index":{"A":[0,20],"128-entry":[1],"\u00d7":[2],"128b":[3],"content":[4],"addressable":[5],"memory":[6],"(CAM)":[7],"design":[8],"enables":[9,70],"145ps":[10,50],"search":[11,44,74],"operation":[12],"in":[13],"1.0V,":[14],"32nm":[15],"high-k":[16],"metal-gate":[17],"CMOS":[18],"technology.":[19],"high-speed":[21],"16b":[22],"wide":[23],"dynamic":[24],"AND":[25],"match-line,":[26],"combined":[27],"with":[28,72],"a":[29,40],"fully":[30],"static":[31],"search-line":[32],"and":[33],"swapped":[34],"XOR":[35],"CAM":[36,57,69],"cell":[37],"simulations":[38],"show":[39],"49%":[41],"reduction":[42],"of":[43,49,66],"energy":[45],"at":[46,76],"iso-search":[47],"delay":[48,75],"over":[51],"an":[52],"optimized":[53],"high-performance":[54],"conventional":[55],"NOR-type":[56],"design,":[58],"enabling":[59],"1.07fJ/bit/search":[60],"operation.":[61],"Scaling":[62],"the":[63,67],"supply":[64],"voltage":[65],"proposed":[68],"0.3fJ/bit/search":[71],"1.07ns":[73],"0.5V.":[77]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}