{"id":"https://openalex.org/W2086727788","doi":"https://doi.org/10.1109/esscirc.2010.5619831","title":"A 1.7-mW dual-band CMOS frequency synthesizer for low data-rate sub-GHz applications","display_name":"A 1.7-mW dual-band CMOS frequency synthesizer for low data-rate sub-GHz applications","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2086727788","doi":"https://doi.org/10.1109/esscirc.2010.5619831","mag":"2086727788"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2010.5619831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2010.5619831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Proceedings of ESSCIRC","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078814326","display_name":"Calogero Marco Ippolito","orcid":"https://orcid.org/0000-0003-1837-8522"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Calogero Marco Ippolito","raw_affiliation_strings":["Facolt\u00e0 di Ingegneria, DIEES, Universit\u00e0 di Catania, Catania, Italy","Universit\u00e0 di Catania, Facolt\u00e0 di Ingegneria, DIEES, V.le A. Doria 6, 95125 Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Facolt\u00e0 di Ingegneria, DIEES, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Universit\u00e0 di Catania, Facolt\u00e0 di Ingegneria, DIEES, V.le A. Doria 6, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111902306","display_name":"A. Italia","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Italia","raw_affiliation_strings":["Facolt\u00e0 di Ingegneria, DIEES, Universit\u00e0 di Catania, Catania, Italy","Universit\u00e0 di Catania, Facolt\u00e0 di Ingegneria, DIEES, V.le A. Doria 6, 95125 Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Facolt\u00e0 di Ingegneria, DIEES, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Universit\u00e0 di Catania, Facolt\u00e0 di Ingegneria, DIEES, V.le A. Doria 6, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030773202","display_name":"G. Palmisano","orcid":"https://orcid.org/0000-0002-6703-4438"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Palmisano","raw_affiliation_strings":["Facolt\u00e0 di Ingegneria, DIEES, Universit\u00e0 di Catania, Catania, Italy","Universit\u00e0 di Catania, Facolt\u00e0 di Ingegneria, DIEES, V.le A. Doria 6, 95125 Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Facolt\u00e0 di Ingegneria, DIEES, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Universit\u00e0 di Catania, Facolt\u00e0 di Ingegneria, DIEES, V.le A. Doria 6, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":1.3352,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79545605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.8921212553977966},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8738905191421509},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7311794757843018},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6558490991592407},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.6331318616867065},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5843832492828369},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5763636231422424},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.5326129198074341},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5291296243667603},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.5027949810028076},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.48539435863494873},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4309767186641693},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.42826399207115173},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3745576739311218},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34022268652915955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.301067590713501},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.1319752037525177}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.8921212553977966},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8738905191421509},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7311794757843018},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6558490991592407},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.6331318616867065},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5843832492828369},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5763636231422424},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.5326129198074341},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5291296243667603},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.5027949810028076},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.48539435863494873},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4309767186641693},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.42826399207115173},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3745576739311218},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34022268652915955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.301067590713501},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.1319752037525177},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2010.5619831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2010.5619831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Proceedings of ESSCIRC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1524171012","https://openalex.org/W1677884181","https://openalex.org/W2003486698","https://openalex.org/W2129209035","https://openalex.org/W2142487706","https://openalex.org/W2152050858","https://openalex.org/W2161844473"],"related_works":["https://openalex.org/W2371029054","https://openalex.org/W2370071821","https://openalex.org/W2093119242","https://openalex.org/W2769992427","https://openalex.org/W2394106628","https://openalex.org/W2350996794","https://openalex.org/W2088877925","https://openalex.org/W2384857702","https://openalex.org/W2367423162","https://openalex.org/W2178871507"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3],"ultra":[4],"low-power":[5],"wideband":[6],"frequency":[7,35,41,62,76,104],"synthesizer":[8,36,105],"is":[9,18,26,43,86,106],"demonstrated":[10],"in":[11,37,50],"a":[12,29,60,66,111],"90-nm":[13],"CMOS":[14],"technology.":[15],"The":[16,34,82,99],"circuit":[17],"intended":[19],"for":[20,77],"low":[21],"data-rate":[22],"sub-GHz":[23],"transceivers":[24],"and":[25,54,90],"based":[27],"on":[28],"programmable":[30],"integer-TV":[31],"phase-locked":[32],"loop.":[33],"cooperation":[38],"with":[39,59],"divide-by-two":[40],"dividers":[42],"able":[44],"to":[45],"provide":[46],"quadrature":[47],"LO":[48],"signals":[49],"the":[51,79,91,103],"300-470":[52],"MHz":[53,56],"750-950":[55],"RF":[57],"bands":[58],"150-kHz":[61,74],"step.":[63],"It":[64],"provides":[65],"phase":[67],"noise":[68],"better":[69],"than":[70,96],"-91":[71],"dBc/Hz":[72],"at":[73],"offset":[75],"all":[78],"supported":[80],"channels.":[81],"measured":[83],"settling":[84],"time":[85],"around":[87],"350":[88],"\u03bcS":[89],"reference":[92],"spurs":[93],"are":[94],"lower":[95],"-48":[97],"dBc.":[98],"power":[100],"consumption":[101],"of":[102],"only":[107],"1.7":[108],"mW":[109],"from":[110],"1.2-V":[112],"supply.":[113]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}